

Title	低消費電力回路への応用に向けたグラフェントネルトランジスタの急峻スイッチング特性の解析
Author(s)	鈴木, 俊英
Citation	
Issue Date	2019-03
Type	Thesis or Dissertation
Text version	ETD
URL	<a href="http://hdl.handle.net/10119/15798">http://hdl.handle.net/10119/15798</a>
Rights	
Description	Supervisor:水田 博, 先端科学技術研究科, 博士

氏名	鈴木 俊英		
学位の種類	博士(マテリアルサイエンス)		
学位記番号	博材第 464 号		
学位授与年月日	平成 31 年 3 月 22 日		
論文題目	低消費電力回路への応用に向けたグラフェントンネルトランジスタの急峻スイッチング特性の解析		
論文審査委員	主査	水田 博	北陸先端科学技術大学院大学 教授
		小矢野 幹夫	同 教授
		徳光 永輔	同 教授
		水谷 五郎	同 教授
		ダニエル モラル	静岡大学大学院工学領域 教授

## 論文の内容の要旨

### 1. Introduction

Tunnel field effect transistors (TFETs) have been studied as a promising candidate for the beyond CMOS era devices due to their low OFF current and a possibility of the subthreshold swing (SS) below 60 mV/dec at the room temperature. Recently, TFETs based on various semiconductors have been demonstrated and some TFETs achieved SS of less than 60 mV/dec with high ON/OFF ratio [1]. However, these TFETs could not achieve sufficiently high ON current (2 orders smaller than conventional MOSFET) due to the high tunnel resistance and low carrier mobility. To tackle this low ON current issue, graphene has been proposed as the channel material [2]. The low effective mass and atomically thin body result in extremely high carrier mobility, and a finite band gap can be realized by controlling the width of the graphene nanoribbon (GNR). However, the design guideline of device structure has not been reported because the studies of GTFETs is still in the early stages.

### 2. Objective

In this work, we aim to clarify the essential factors of device characteristics from the atomic scale, and also clarify the requirements to achieve high device performance:  $SS < 60$  mV/dec and ON/OFF ratio  $> 10^8$  at the room temperature. Moreover, I develop the compact model and then evaluate the




Fig. 1 Schematic of the triple-top gate graphene TFET structure. Potential diagram of the GFET in the (b) OFF state and (c) ON state.  $W_T$ ,  $\lambda$  and  $U(x)$  are the tunneling length, the screening length in tunnel junction and the potential profile, respectively. Pink shaded areas show the potential barrier experienced by charge carriers at the upper end of the bias window.  $E_{FS/D}$  and  $F_s(E)$  are the Fermi energy in each electrode and the Fermi distribution function of the source side.

logic circuit performance when applying the GTFETs.

### 3. Computation method and device structure

Schematic of GTFETs structure is shown in Fig. 1. Generally, the TFETs consists of p-doped, channel and n-doped regions (Fig. 1a). In the OFF state, the source to drain direct tunneling (S-D tunneling) leakage is exponentially decreased in the channel region (Fig. 1b). The thermionic leakage current is decreased by the p-doped region. At the ON state, the band-to-band tunneling (BTBT) will occur and it leads to an abrupt switching (Fig. 1c). In order to form the p-i-n junction, the electrostatic doping method is necessary and therefore we chose the triple-top gate structure [3].

We used the self-consistent NEGF simulations based on the Slater-Koster tight-binding (SKTB) model that is implemented in the AtomistixToolKit (ATK). All the calculations assume ballistic transport.

### 4. Results and discussion

Source-drain bias voltage dependence of device characteristic is shown in Fig. 2. The analyzed structure has 0.9 nm wide GNR and 10 nm long gate length. For this calculation, I choose the gate 1 voltage so that the BTBT occurs at the Fermi-energy of the source side. The ON current of 1282.1  $\mu\text{A}/\mu\text{m}$ , OFF current of  $<1\text{pA}/\mu\text{m}$  and ON/OFF ratio of  $7 \times 10^9$  are achieved at  $V_{\text{DS}} = 0.5\text{ V}$  (Fig. 2a to 2c). The SS of 28.5 mV/dec is achieved. Focus on the  $V_{\text{DS}}$  dependence of SS, the SS is found to be relatively stable at  $V_{\text{DS}} \geq 2k_{\text{B}}T$  and drastically increases below  $2k_{\text{B}}T$  (Fig. 2d). It is attributed to the difference of the quasi-Fermi energy in source and drain. When the bias voltage is large,  $F_{\text{DS}} (= F_{\text{S}}(E) - F_{\text{D}}(E), F_{\text{S/D}}(E)$  is the Fermi distribution function in the source and drain regions) in the tunneling energy window is almost 0.5 due to the weak influence from the drain side. Whereas, when the bias voltage is small, the Fermi distribution functions overlap, leading to a decrease in  $F_{\text{DS}}$ . As a result, the ON current decreases with decreasing  $V_{\text{DS}}$ , and consequently, the SS increases rapidly at the low bias voltage. Furthermore, I developed an analytical model and it shows good agreement




Fig. 2 Source-drain bias dependence of device characteristics. (a) Transfer characteristics at different bias voltages. Bias voltage dependence of (b) OFF and ON currents, (c) ON/OFF ratio. (d) The subthreshold swing as a function of bias voltage.

with the extracted SS values (red line in Fig. 2d).

In order to clarify the requirement of device dimensions for abrupt SS, I developed the analytical model of SS which including the influence of the S-D tunneling and thermionic leakage (Fig. 3). This analytical model well reproduces the experimental result [4] (Fig. 3a). The Requirement for SS  $< 60$  mV/dec at room temperature is shown in Fig. 3b. This result shows that requirements of device




Fig. 3 Requirement of device dimension. (a) Comparison of the developed analytical model and experimental result. (b) Requirement for steep SS. (c) ON/OFF ratio as a function of band gap. In this analysis, S-D tunneling significantly smaller than thermionic leakage.

dimension to achieve the  $SS < 60$  mV/dec are as follows: the GNR width  $\leq 8.6$  nm and channel length  $\geq 43$  nm. Moreover, to achieve the ON/OFF ratio of  $10^8$ , GNR with  $\geq 420$  meV and channel length  $\geq 50$  nm is needed. The limitation of the band gap depends on the thermionic leakage, whereas, the channel length limitation is determined by the S-D tunneling leakage.

Fig.4 shows the energy consumption as a function of circuit delay. This analysis utilizes the Smart Spice with Verilog-A code. As a result, GTFETs give two-order smaller energy consumption than conventional MOSFET and spin devices with the delay of less than 1 psec.

### 5. Research significance

The studies of GTFETs is still in the early stages. Hammam *et al.* successfully demonstrated experimentally the BTBT in the GTFET with triple-top gate. They observed the  $SS$  of 50 mV/dec at  $T = 10$  K. Furthermore, the band gap of 70 meV is not sufficient to realize the  $SS < 60$  mV/dec at room temperature and thus the narrower GNR is needed. However, the requirement of device dimension for the sub-thermal switching has not been reported. In addition, the performance of the logic circuit with GTFETs has not been understood yet.

This work revealed the device characteristics of GTFET and requirements of device dimension. Moreover, the performance of the logic circuit with GTFETs is evaluated. These results are




Fig. 4 Energy consumption and delay in NAND. (a) NAND circuit model. (b) Comparison of GTFETs and conventional devices.

important in order to fully exploit the potential of the GTFET and is expected to contribute further to the development of beyond CMOS ultra-low-power circuits.

**Keywords:** Graphene, Graphene nanoribbon (GNR), Tunnel \_eld effect transistor(TFET), First principle simulation, Subthreshold Swing (SS), ON/OFF ratio.

## 論文審査の結果の要旨

現在の大規模集積回路では、微細化された MOSFET のオフリーク電流による待機時消費電力の増大が深刻な問題となっている。そのため、オフリーク電流が低く、S 係数  $< 60 \text{ mV/dec}$  の急峻なスイッチングが可能なトンネルトランジスタ(TFET)が注目されている。しかし、現在研究が進められている半導体ベースの TFET では、バンドギャップが大きいため、その ON 電流は MOSFET に比べて 2～3 桁小さく、高速回路動作を実現できないという大きな問題が存在する。

これに対して、本研究ではバンドギャップが 0 である原子層材料グラフェンのナノリボン(GNR)を用いた TFET (GTFET)に着目し、第一原理解析を用いて各素子性能を決定している要因を原子スケールから解析し、ON 電流  $> 10 \text{ } \mu\text{A}/\mu\text{m}$ , ON/OFF 比  $> 10^8$ , 室温で SS  $< 60 \text{ mV/dec}$  を達成できる素子設計条件を明らかにした。①ソース・ドレイン直接トンネリング、②熱電子リーク、③ソースとドレインの擬フェルミ準位の差、の 3 つが支配的要因であることを見出すとともに、これらを反映させた解析モデルを開発し、室温下で SS  $< 60 \text{ mV/dec}$  を達成するために GNR 幅  $\leq 8.6 \text{ nm}$  (バンドギャップが  $120 \text{ meV}$  以上), チャネル長  $\geq 43 \text{ nm}$  が必要であることを見出すとともに、新奇なコンスタント U スケーリング法の考え方を提案した。これらの解析結果を基に、幅の広い GNR を用いた場合の熱電子リークの影響を低減するために p-p-i-n-n 構造からなる新素子構造を考案し、 $70 \text{ meV}$  のバンドギャップをもつ GNR を用いて SS =  $53.6 \text{ mV/dec}$  を室温下で達成できることを示した。また SS がチャネル領域における伝導帯のバンド構造に依存していることを利用して、p-i-p 構造からなるグラフェン共鳴トンネル FET(GRTFET)を新たに考案し、同じチャネル長を持つ GTFET よりも原理的に低い SS が得られることを示した。さらに、解析した素子性能を反映させたコンパクトモデルを開発し、GTFET 適用した論理回路の性能を解析した結果、NAND 回路において既存の MOSFET やスピンドバイスよりも 2 桁以上低い消費エネルギーと  $1 \text{ ps}$  以下の短い遅延時間が得られることを示した。

以上、本論文は、シングルナノメートル幅の GNR を用いた素子作製と実験的評価が極めて困難であった GTFET の動作原理と素子設計指針を第一原理解析で初めて明らかにし、また波及効果の高い半解析的モデルとコンパクトモデルの開発に成功した研究であり、ナノエレクトロニクスの今後の発展において学術上・応用上両方の観点から価値の高いものである。よって博士(マテリアルサイエンス)の学位論文として十分価値あるものと認めた。