# **JAIST Repository**

https://dspace.jaist.ac.jp/

Title	Direct observation of changes in the effective minority-carrier lifetime of SiNx-passivated n- type crystalline-silicon substrates caused by potential-induced degradation and recovery tests
Author(s)	Nishikawa, Naoyuki; Yamaguchi, Seira; Ohdaira, Keisuke
Citation	Microelectronics Reliability, 79: 91-95
Issue Date	2017-11-05
Туре	Journal Article
Text version	author
URL	http://hdl.handle.net/10119/16134
Rights	Copyright (C)2017, Elsevier. Licensed under the Creative Commons Attribution-NonCommercial- NoDerivatives 4.0 International license (CC BY- NC-ND 4.0). [http://creativecommons.org/licenses/by-nc- nd/4.0/] NOTICE: This is the author's version of a work accepted for publication by Elsevier. Naoyuki Nishikawa, Seira Yamaguchi, Keisuke Ohdaira, Microelectronics Reliability, 79, 2017, 91-95, http://dx.doi.org/10.1016/j.microrel.2017.10.012
Description	



# Direct observation of changes in the effective minority-carrier lifetime of $SiN_x$ -passivated n-type crystalline-silicon substrates caused by potential-induced degradation and recovery tests

Naoyuki Nishikawa, Seira Yamaguchi, Keisuke Ohdaira\*

Japan Advanced Institute of Science and Technology, Nomi, Ishikawa 923-1292, Japan

# Abstract

We directly observed reductions in the effective minority-carrier lifetime ( $\tau_{eff}$ ) of n-type crystalline silicon (c-Si) substrates with silicon-nitride passivation films caused by potential-induced degradation (PID). We prepared PID-test samples by encapsulating the passivated substrates with standard photovoltaic-module encapsulation materials. After PID tests applying -1000 V to the c-Si samples from the glass surface, the  $\tau_{eff}$  was decreased, which probably pertains to Na introduced into the c-Si. After PID tests applying +1000 V, the sample, on the other hand, showed a considerably rapid  $\tau_{eff}$  reduction, probably associated with the surface polarization effect. We also performed recovery tests of predegraded samples, by applying a bias opposite to that used in a degradation test. The  $\tau_{eff}$  of a sample predegraded by applying +1000 V was rapidly completely recovered by applying -1000 V, while those of predegraded by applying -1000 V show only slight and insufficient  $\tau_{eff}$  recovery.

*Keywords:* Potential-induced degradation; Surface polarization effect; n-type crystalline silicon photovoltaic module; Effective minority-carrier lifetime; Silicon nitride passivation film

<sup>\*</sup>Corresponding author

E-mail addresses: s-yamaguchi@jaist.ac.jp (Seira Yamaguchi), ohdaira@jaist.ac.jp (Keisuke Ohdaira)

# 1. Introduction

n-type crystalline-Si (c-Si)-wafer-based photovoltaic (PV) cells are receiving a lot of attention because of their high conversion efficiencies caused by high minority-carrier lifetime [1]. In addition, these cells are tolerant of light-induced degradation compared to conventional p-type c-Si PV cells. Aluminum-alloyed <u>rear-emitter (RE)</u> n-type c-Si PV cells [2–5] are particularly promising in terms of mass production because they can be fabricated through a low-cost fabrication process which has been already widely used in the production of conventional p-type c-Si PV cells. Therefore this kind of PV cell is suitable for use in very large-scale (VLS) PV systems.

Potential-induced degradation (PID) [6–9] has been considered one of the most crucial reliability issues in VLS PV systems. PID is caused by potential differences between cells and grounded module frames, and is known to lead to catastrophic failure of PV modules. Thus it is very important to understand the PID behaviors and mechanisms of deployed PV modules.

There are several reports regarding PID of n-type c-Si PV modules [10-17]. We have reported the degradation of the open-circuit voltage ( $V_{oc}$ ) and the fill factor of RE n-type c-Si PV modules under a negative-bias application, which results in ~7% reduction in the maximum output power compared to the initial value [10]. (Herein, we use the terms "negative bias" and "positive bias" for biases that produce samples with negative and positive potentials with respect to the front surface of the cover glass, respectively.) In an earlier study [11], Naumann et al. have observed a similar kind of degradation in interdigitated back-contact (IBC) c-Si PV cells. Moreover, RE n-type c-Si PV modules are known to show moderate degradation in the  $V_{oc}$  under positive bias [10], which may occur with the same degradation mechanism as the surface polarization effect proposed in pioneering work by Swanson et al [12]. The surface polarization effect occurs also in PV modules with n-type c-Si PV cells with a  $p^+$  front emitter [13–15]. These two kinds of degradation occurring in RE n-type c-Si PV modules should be both correlated with reductions in effective minority-carrier lifetimes ( $\tau_{eff}$ ); however, no one has directly observed changes in  $\tau_{eff}$  caused by PID. The findings may improve the understanding of PID in RE n-type c-Si PV modules.

In this work we conducted PID tests for c-Si substrates whose both sides were passivated with silicon nitride (SiN<sub>x</sub>) films to investigate  $\tau_{eff}$  changes caused by PID stress. We also investigated the effects of applying a bias opposite to that used in PID tests on the  $\tau_{eff}$  of samples degraded by PID tests. This study was conducted to elucidate PID occurring in PV modules with both-side-contacted RE n-type c-Si PV cells; however, its findings can be readily extended to PID phenomena in PV modules with n-type IBC c-Si PV cells with the front surface passivated with a  $SiN_x$  film. This is because their front-side surface passivation configuration is very similar to that of our samples used in this study.

#### 2. Experimental procedure

We prepared samples schematically illustrated in Fig. 1(a) to clarify the effects of PID stress on the  $\tau_{eff}$  of n-type c-Si-wafer-based PV cells including RE n-type c-Si PV cells. These samples involved both-side SiN<sub>x</sub> passivation films and an n-type float-zone c-Si substrate. 4-inch, ~300-µm-thick, phosphorus-doped c-Si wafers with a resistivity of 1-5  $\Omega$  cm and a bulk minority-carrier lifetime of >10 ms were cleaved to 20 × 20-mm<sup>2</sup>-sized substrates. After the standard RCA cleaning of the substrates, their rear sides were coated with a liquid phosphosilicate glass (PSG) source (Tokyo Ohka Kogyo SC-913) by spin coating, and the substrates were subsequently annealed at 850 °C for 25 min in N2 atmosphere to form n<sup>+</sup>-doped layers. These rear n<sup>+</sup> layers were formed to easily provide Ohmic contact to screen-printed silver electrodes. Posterior to the removal of remaining PSG layers, we deposited SiN<sub>x</sub> films with a thickness of  $\sim$ 75 nm and a refractive index of  $\sim 2.0$  on the both sides of the substrates by catalytic chemical vapor deposition (Cat-CVD) [18, 19]. Cat-CVD SiN<sub>x</sub> films were deposited at SiH<sub>4</sub> and NH<sub>3</sub> flow rates of 8 and 300 sccm, respectively, at a pressure of 15 Pa, and at substrate holder and catalyzer temperatures of 300 and 1800±50 °C, respectively. Their thickness and refractive index were determined by ellipsometry using the 632.8 nm line of a He-Ne laser. We conducted screen printing of silver pastes on the rear n<sup>+</sup> layers, followed by firing through in a tube furnace at 800 °C to provide Ohmic contact to the substrates.

Interconnector ribbons were soldered onto the busbar of the silver electrodes. Fabricated were stacks composed of conventional tempered cover glass/ethylene-vinyl acetate copolymer (EVA) encapsulant/passivated c-Si/EVA encapsulant/backsheet [poly(vinyl fluoride) (PVF)/poly(ethylene terephthalate)/PVF], where the "passivated c-Si" means the sample passivated with both-side SiN<sub>x</sub> as shown in Fig. 1(a). Module-like structures schematically illustrated in Fig. 1(b) were fabricated by laminating the stacks in a module laminator. Our lamination process consisted of two steps: a degassing step for 5 min and an adhesion step for 15 min. The stacks were placed with the cover-glass side down on a stage maintained at 115 °C during lamination. The PID tests for module-like samples shown in Fig. 1(b) were performed by applying a negative bias of -1000 V or a positive bias of

+1000 V to the rear-side contact of the samples with respect to an aluminum plate placed on the top of the cover glass at 85 °C. To ensure contact between the aluminum plate and the cover glass, an electrically conductive rubber sheet was inserted between them. The  $\tau_{eff}$ lateral mapping data (not shown) of the samples were obtained by microwave-detected photoconductive decay measurements using a KOBELCO LTA-1510EP apparatus, before and after the PID tests. All the  $\tau_{eff}$  values reported throughout this paper are the maximum  $\tau_{eff}$  values in  $\tau_{eff}$  mappings of samples. For the samples subjected to the PID tests, we also performed recovery tests by applying a bias opposite to that used in the degradation tests. For example, a sample was subjected to the PID test applying -1000 V and, subsequently, was subjected to the recovery tests applying +1000 V. Humidity was not controlled during all the PID and recovery tests; however, relative humidity in a similar setup [20] is known to become very small (> roughly 2% RH) at 85 °C.

#### 3. Results and discussion

Shown in Fig. 2 are changes in the  $\tau_{eff}$  of the investigated samples subjected to PID-tests in which a negative bias of -1000 V was applied. The  $\tau_{eff}$  first increases rapidly, then gradually decreases with increasing PID-stress duration, and seems to saturate within around 110 h. Generally, negative biases with respect to the cover glass lead to sodium (Na) introduction into PV cells and positive charge accumulation in the front passivation films. In this case, the latter is not detrimental because positive charges in the front passivation films repel minority carries-holes-away from the surface and rather should improve the  $\tau_{eff}$  of the samples. The  $\tau_{eff}$  improvement observed in the initial stage of the PID test is probably related to the positive charge accumulation in the  $SiN_x$ . The successive degradation of  $\tau_{eff}$  should be correlated with the former phenomenon—Na introduction. The degradation behavior seems to be qualitatively consistent with that of the  $V_{oc}$  of RE n-type c-Si PV modules undergoing PID [10]. According to previous studies regarding PID in conventional p-type c-Si PV modules [21-23], Na positive ions pass through the front  $SiN_x$  passivation films, induce the formation of stacking faults in the surface region of the Si layer, and simultaneously decorate the stacking faults, with assistance from a negative bias. These Na-decorated stacking faults behave as shunts when they intersect the p-njunction interface [21, 22]. In RE n-type c-Si PV modules, such Na-decorated stacking faults, on the other hand, do not behave as shunts because these cells have no p-n junction on the front side. Instead, these Na-decorated stacking faults can act as additional recombination centers in RE n-type c-Si PV modules; thereby, their Voc are reduced [10,

24]. A similar model has been proposed to explain PID in n-type IBC c-Si PV cells [11]. The  $\tau_{eff}$  reductions observed in our samples are consistent with these proposed hypotheses and can explain the reason behind reductions in the  $V_{oc}$  in prior studies [10, 11]. As for the saturation behavior, it has been reported that the PID of RE n-type PV modules tends to saturate [10], and thus, the saturation behavior in the lifetime reduction appears to be consistent with the previous results; however, duration needed to saturate the  $\tau_{eff}$  reduction largely differs from that needed to saturate  $V_{oc}$  reductions. A possible reason for this is that there are differences in the properties of SiN<sub>x</sub> films and/or c-Si substrates. We should also mention that Na ions tend to accumulate at SiN<sub>x</sub>/Si interface under negative-bias PID stress in conventional p-type PV modules [21, 22]. The same phenomenon probably occurs also in our samples used in this study, which can be another reason for the enhancement in the surface recombination of minority carriers.

Fig. 3 shows  $\tau_{eff}$  changes caused by PID tests in which a positive bias of +1000 V was applied. In this case, the  $\tau_{eff}$  rapidly degrades and saturates within several minutes. This observation probably results from the surface polarization effects proposed by Swanson et al. [12], caused by negative-charge accumulation in the front SiN<sub>x</sub> passivation films. Such negative charges attract minority carriers—holes—in the vicinity of SiN<sub>x</sub>/c-Si interface, and, thereby, surface recombination via surface defect states is activated. The rapid degradation and the subsequent saturation are similar to the results of previous work regarding PID in front-emitter n-type c-Si PV modules [14]. The result in Fig. 3 also explains previously reported, slight degradation in RE n-type PV modules under positive bias [10]. Our both-side-passivated sample used in this study, however, tends to be substantially affected by the charge accumulation, compared to the PV modules used in the previous study [10]. This is because the passivated c-Si has a low doping density of  $10^{15}$ – $10^{16}$  /cm<sup>3</sup>, which makes it susceptible to charge accumulation in the passivation films. (Actual devices generally have a heavily doped surface region with a doping density of  $10^{19}$ – $10^{21}$ /cm<sup>3</sup>, reducing the effect of charge accumulation.)

PID-affected p-type c-Si PV modules and some kinds of n-type c-Si PV modules are known to recover from the degradation by applying an opposite bias to that applied during their degradation [7, 13, 15, 25, 26]. To evaluate such a recovery effect, we also conducted the recovery tests of the samples that were, in advance, degraded in PID tests in which a negative bias of -1000 V was applied for 177 h. After the PID tests, the recovery tests were performed by applying a positive bias of +1000 V. Fig. 4 shows the  $\tau_{eff}$  of the degraded sample as a function of the duration of the positive bias application. The  $\tau_{eff}$  of the samples first further decreases slightly by applying +1000 V, probably due to negative-charge accumulation in the SiN<sub>x</sub> films. The samples then exhibit a slow and slight  $\tau_{eff}$  recovery; however, the  $\tau_{eff}$  after a >140-h recovery test is severely far from the initial  $\tau_{eff}$  value. The exact reason for the insufficient recovery of  $\tau_{eff}$  is still an open question. In a previous study [25], it has been reported that a positive bias leads to the outdiffusion of Na from stacking faults and leaves stacking faults without Na. On the basis of the observation, the lifetimes should be recovered in a certain extent, by the application of +1000 V. As mentioned above, our samples, however, tend to be susceptible to charge accumulation because of their low doping density. Therefore, even if Na outdiffusion occurs and carrier recombination via the Na impurity states is suppressed, our samples are instead strongly affected by the negative charge accumulation caused by the application of +1000 V, and the  $\tau_{eff}$  was strongly limited by field-enhanced recombination via surface states. This may explain the reason behind the incomplete  $\tau_{eff}$  recovery in our samples. There is also a possibility that such stacking faults remaining near the surface of the c-Si substrates behave as recombination centers and reduce the  $\tau_{eff}$ . (Note that there are no or few stacking faults before stressing. The formation of stacking faults is known to occur together with the incorporation of Na, during the application of a negative bias [23].) To understand this phenomenon, we will have to perform detailed analyses.

We also performed the recovery tests of the sample that was, in advance, subjected to PID test in which a positive bias of +1000 V was applied for 30 h. After the PID test, the recovery tests were conducted by applying a negative bias of -1000 V to the sample. The sample exhibits  $\tau_{eff}$  exceeding the initial value after the recovery tests for a minute. This recovery is most likely caused by the detrapping of negative charges accumulated in SiN<sub>x</sub> during the degradation test. The overcompensation in the  $\tau_{eff}$  may be due to the accumulation of positive charges with a density exceeding the initial charge density. However the  $\tau_{eff}$  decreases again by further application of the negative bias, which probably pertains to Na introduction into the surface region of the n-type c-Si substrate.

Finally, we discuss the tolerance of RE n-type PV modules against PID stress based on the experimental results obtained in this study, as well as our previous work [10]. The rapid decrease in  $\tau_{eff}$  under a positive bias application, originating from charge accumulation in a surface SiN<sub>x</sub> layer, will take place also in the RE n-type cells of out-door PV modules. We have, however, separately confirmed quite small performance deterioration of RE n-type PV modules under a positive-bias application [10]. Furthermore, this PID can be easily recovered by applying an opposite bias, as demonstrated in Fig. 5. We thus expect that the PID of RE n-type modules under a positive bias does not become significant matter in a field application. On the other hand, the PID of RE n-type PV modules under a negative-bias stress will be more harmful for the actual field application. The performance degradation of RE n-type PV modules by a negative-bias application will not recover significantly by the application of an opposite bias, based on the results shown in Fig. 4. However, the degree of the performance degradation of RE n-type PV modules by negative-bias application has been estimated to be only ~7% in relative [10], and it will be suppressed more by using encapsulant with higher volume resistivity, as in the case of p-type conventional PV modules [6]. We thus emphasize that RE n-type PV modules have high tolerance against PID and are suitable for usage in VLS PV systems.

# 4. Conclusions

In summary, we directly observed reductions in the  $\tau_{eff}$  of SiN<sub>x</sub>-passivated c-Si substrates caused by PID stress. In the case of the PID tests applying a negative bias of -1000 V, the  $\tau_{eff}$  of the samples gradually decreased with increasing PID-stress duration and saturates within 110 h. These  $\tau_{eff}$  reductions may pertain to the formation of Na-decorated stacking faults. On the other hand, the  $\tau_{eff}$  of a sample rapidly decreased and subsequently saturated within several minutes in the PID tests applying a positive bias of +1000 V, which is due to the surface polarization effect. A sample degraded under the positive bias rapidly recovered their recombination losses by applying a negative bias of -1000 V. In the recovery test under a positive bias of +1000 V, the samples degraded under the negative bias rather showed further reductions in their  $\tau_{eff}$ , which is most likely due to negative-charge accumulation in the front SiN<sub>x</sub> passivation films, and subsequently exhibited only slight and insufficient  $\tau_{eff}$  recovery.

### Acknowledgments

This material is based upon work supported by the New Energy and Industrial Technology Development Organization (NEDO). The authors would like to thank Dr. Atsushi Masuda of National Institute of Advanced Industrial Science and Technology for providing the encapsulants and the backsheets. The authors would also like to thank Yutaka Komatsu of Japan Advanced Institute of Science and Technology for his assistance.

# References

- [1] A. ur Rehman, S. H. Lee, Advancements in n-type base crystalline silicon solar cells and their emergence in the photovoltaic industry, Sci. World J. 2013 (2013), 470347.
- [2] H. Nagel, C. Schmiga, B. Lenkeit, G. Wahl, W. Schmidt, 17%-efficient screen-printed n-type Cz silicon solar cell featuring aluminum–alloyed back junction, in Proceedings of the 21st European Photovoltaic Solar Energy Conference and Exhibition, 4–8 September, Dresden, Germany, 2006, pp. 1228–1234.
- [3] C. Schmiga, H. Nagel, J. Schmidt, 19% efficient n-type Czochralski silicon solar cells with screen-printed aluminium-alloyed rear emitter, Prog. Photovoltaics: Res. Appl. 14 (2006), 533–539.
- [4] C. Schmiga, M. Hörteis, M. Rauer, K. Meyer, J. Lossen, H.-J. Krokoszinski, M. Hermle, S. W. Glunz, Large-area n-type silicon solar cells with printed contacts and aluminium-alloyed rear emitter, in: Proceedings of 24th European Photovoltaic Solar Energy Conference and Exhibition, 21–25 September, Hamburg, Germany, 2009, pp. 1167–1170.
- [5] M. Rüdiger, C. Schmiga, M. Rauer, M. Hermle, S. W. Glunz, Efficiency potential of n-type silicon solar cells with aluminum-doped rear p<sup>+</sup> emitter, IEEE Trans. Electron Devices 59 (2012) 1295–1303.
- [6] W. Luo, Y. S. Khoo, P. Hacke, V. Naumann, D. Lausch, S. P. Harvey, J. P. Singh, J. Chai, Y. Wang, A. G. Aberle, S. Ramakrishna, Potential-induced degradation in photovoltaic modules: a critical review, Energy Environ. Sci., 10 (2017) 43–68.
- [7] J. Berghold, O. Frank, H. Hoehne, S. Pingel, S. Richardson, M. Winkler, Potential induced degradation of solar cells and panels, in: Proceedings of 25th European Photovoltaic Solar Energy Conference and Exhibition/5th World Conference Photovoltaic Energy Conversion, 6–10 September, Valencia, Spain, 2010, pp. 3753– 3759.
- [8] S. Pingel, O. Frank, M. Winkler, S. Oaryan, T. Geipel, H. Hoehne J. Berghold, Potential induced degradation of solar cells and panels, in: Proceedings of the 35th IEEE Photovoltaic Specialists Conference, 20–25 June, Honolulu, HI, USA, 2010, pp. 2817–2822.
- [9] P. Hacke, M. Kempe, K. Terwilliger, S. Glick, N. Call, S. Johnston, S. Kurtz, I. Bennett, M. Kloos, Characterization of multicrystalline silicon modules with system bias voltage applied in damp heat, in: Proceedings of the 25th European Photovoltaic

Solar Energy Conference and Exhibition/5th World Conf. Photovoltaic Energy Conversion, 6–10 September, Valencia, Spain, 2010, pp. 3760–3765.

- [10] S. Yamaguchi, A. Masuda, K. Ohdaira, Changes in the current density-voltage and external quantum efficiency characteristics of n-type single-crystalline silicon photovoltaic modules with a rear-side emitter undergoing potential-induced degradation, Sol. Energy Mater. Sol. Cells 151 (2016) 113–119.
- [11] V. Naumann, T. Geppert, S. Großer, D. Wichmann, H.-J. Krokoszinski, M. Werner, C. Hagendorf, Potential-induced degradation at interdigitated back contact solar cells, Energy Procedia 55 (2014) 498–503.
- [12] R. Swanson, M. Cudzinovic, D. DeCeuster, V. Desai, J. Jürgens, N. Kaminar, W. Mulligan, L. Rodrigues-Barbosa, D. Rose, D. Smith, A. Terao, K. Wilson, The surface polarization effect in high-efficiency silicon solar cells, in: Techical Digest of the 15th International Photovoltaic Science and Engineering Conference, 10–15 October, Shanghai, 2005, pp. 410–411.
- [13] K. Hara, S. Jonai, A. Masuda, Potential-induced degradation in photovoltaic modules based on n-type single crystalline Si solar cells, Sol. Energy Mater. Sol. Cells 140 (2015) 361–365.
- [14] S. Yamaguchi, A. Masuda, K. Ohdaira, Progression of rapid potential-induced degradation of n-type single-crystalline silicon photovoltaic modules, Appl. Phys. Express 9 (2016) 112301.
- [15] S. Bae, W. Oh, K. D. Lee, S. Kim, H. Kim, N. Park, S.-L. Chan, S. Park, Y. Kang, H.-S. Lee, D. Kim, Potential induced degradation of n-type crystalline silicon solar cells with p<sup>+</sup> front junction, Energy Sci. Eng. 5 (2017) 30–37.
- [16] S. Yamaguchi, C. Yamamoto, K. Ohdaira, A. Masuda, Reduction in the short-circuit current density of silicon heterojunction photovoltaic modules subjected to potential-induced degradation tests, Sol. Energy Mater. Sol. Cells 161 (2017) 439– 443.
- [17] M. Barbato, A. Barbato, M. Meneghini, G. Tavernaro, M. Rossetto, G. Meneghesso, Potential induced degradation of N-type bifacial silicon solar cells: An investigation based on electrical and optical measurements, Sol. Energy Mater. Sol. Cells 168 (2017) 51–61.
- [18] T. C. Thi, K. Koyama, K. Ohdaira, H. Matsumura, Passivation quality of a stoichiometric  $SiN_x$  single passivation layer on crystalline silicon prepared by

catalytic chemical vapor deposition and successive annealing, Jpn. J. Appl. Phys. 53 (2014) 022301.

- [19] T. C. Thi, K. Koyama, K. Ohdaira, H. Matsumura, Defect termination on crystalline silicon surfaces by hydrogen for improvement in the passivation quality of catalytic chemical vapor-deposited SiN<sub>x</sub> and SiN<sub>x</sub>/P catalytic-doped layers, Jpn. J. Appl. Phys. 55 (2016) 02BF09.
- [20] S. Yamaguchi, S. Jonai, K. Hara, H. Komaki, Y. Shimizu-Kamikawa, H. Shibata, S. Niki, Y. Kawakami, A. Masuda, Potential-induced degradation of Cu(In,Ga)Se<sub>2</sub> photovoltaic modules, Jpn. J. Appl. Phys. 54 (2015) 08KC13.
- [21] V. Naumann, D. Lausch, A. Graff, M. Werner, S. Swatek, J. Bauer, A. Hähnel, O. Breitenstein, S. Großer, J. Bagdahn, C. Hagendorf, The role of stacking faults for the formation of shunts during potential-induced degradation of crystalline Si solar cells, Physica Status Solidi: Rapid Res. Lett. 7 (2013) 315–318.
- [22] V. Naumann, D. Lausch, A. Hähnel, J. Bauer, O. Breitenstein, A. Graff, M. Werner, S. Swatek, S. Großer, J. Bagdahn, and C. Hagendorf, Explanation of potential-induced degradation of the shunting type by Na decoration of stacking faults in Si solar cells, Sol. Energy Mater. Sol. Cells 120 (2014) 383–389.
- [23] V. Naumann, C. Brzuska, M. Werner, S. Großer, C. Hagendorf, Investigation on the formation of stacking fault-like PID-shunts, Energy Procedia 92 (2016) 569–575.
- [24] S. Yamaguchi. A. Masuda, K. Ohdaira, Potential-Induced Degradation Behavior of n-Type Single-Crystalline Silicon Photovoltaic Modules with a Rear-Side Emitter, in Proceedings of the 43rd IEEE Photovoltaic Specialists Conference, 5–10 June, Portland, OR, USA, 2016, pp. 938–942.
- [25] D. Lausch, V. Naumann, A. Graff, A. Hähnel, O. Breitenstein, C. Hagendorf, J. Bagdahn, Sodium outdiffusion from stacking faults as root cause for the recovery process of potential-induced degradation (PID), Energy Procedia 55 (2014) 486–493.
- [26] S. Pingel, S. Janke O. Frank, Recovery methods for modules affected by potential induced degradation (PID), in: Proceedings of the 27th European Photovoltaic Solar Energy Conference and Exhibition, 24–28 November, Frankfurt, Germany, 2012, pp. 3379–3383.

# **Figure Captions**

**Fig. 1.** Structures of (a) the passivated and screen-printed n-type c-Si substrate samples and (b) the module-like encapsulated samples (not to scale).

Fig. 2. Dependence of the  $\tau_{eff}$  of the samples on PID-stress duration. The voltage was set to -1000 V. The data points are the mean values for three samples.

Fig. 3. Dependence of the  $\tau_{eff}$  of the sample on PID-stress duration. The voltage was set to +1000 V. These data points were obtained from measurements for the one sample.

Fig. 4. Recovery behavior of the  $\tau_{eff}$  of the samples by the application of a positive bias of +1000 V. The samples were predegraded by the PID tests in which a negative bias of -1000 V was applied. The data points are the mean values for three samples. The dotted line shows the mean of the initial  $\tau_{eff}$  for the three samples.

Fig. 5. Changes by the recovery tests in the  $\tau_{eff}$  of the degraded sample. The sample was, in advance, subjected to the PID test in which a positive bias of +1000 V was applied for 30 h, and subsequently, underwent the recovery tests in which a negative bias of -1000 V was applied. These data points were obtained from measurements for the one sample. The dotted line corresponds to the initial  $\tau_{eff}$ .



Fig. 1.











Fig. 4.



