

Title	[課題研究報告書] An investigation of a state machine visualization tool SMGA & case studies with SMGA
Author(s)	小林, 翠
Citation	
Issue Date	2021-03
Type	Thesis or Dissertation
Text version	author
URL	http://hdl.handle.net/10119/17096
Rights	
Description	Supervisor: 緒方 和博, 先端科学技術研究科, 修士(情報科学)

Master's Research Project Report

An investigation of a state machine visualization tool SMGA & case studies
with SMGA

Midori Kobayashi

Supervisor Kazuhiro Ogata

Graduate School of Advanced Science and Technology
Japan Advanced Institute of Science and Technology
(Information Science)

March, 2021

Abstract

Nowadays, the Internet and other software systems are used everywhere. For example, e-commerce systems such as Amazon and Rakuten have permeated our lives and are an integral part of our daily lives. If these systems do not work as intended, they may cause economic loss or human damages, which will not make our lives more convenient, but rather cause serious consequence. And the most core softwares of the Internet is a distributed system. It is not easy to develop a distributed system as desire because the systems are often concurrent programs. For example, in concurrent program, many processes and computers must use shared resources such as memory to meet certain constraints, so it is known that it is very difficult to develop a distributed system to work as intended and does not behave in any other way. To develop a distributed system (worked as intended), many technologies need to be used strictly. One such technique is formal verification. Formal verification can be categorized into model checking and theorem proving. Model checking often is used to detect defects, and theorem proving is necessary to ensure that the system works as intended. However, theorem proving often needs lemmas, which require much human effort. Finding lemmas is a big barrier of theorem proving in formal verification. On the other hand, humans are good at visual perception. State Machine Graphical Animation (SMGA) can be known as a tool that supports the use of theorem proving and information visualization. The tool has potential to remove or subordinate the barriers to lemma discovery.

The purpose of this study mainly is to survey case studies of SMGA. Maude is used to generate the state sequence of the state machine, which is the input of SMGA. For this reason, this research includes a survey on state machines, how to formalize protocols as state machines, how to describe state machines in Maude (how to create formal specifications), how to model check (the specifications) in Maude that state machines satisfy desired properties, and how to generate state sequences of state machines using Maude.

In this research report, five protocols will be studied. These include the Test & Set protocol (TAS), a flawed version of the Test & Set protocol (FTAS), the Qlock protocol, two flawed versions of the Qlock protocol (FQlock0 and FQlock1), and the Anderson protocol. Specifically, we will learn what kind of pseudocode these protocols are written in and what kind of rewriting rules are used. Then, we will explain how to visualize these protocols in SMGA and how to design them. Various figures will be used for the design. In this way, we will not only visualize the design, but also make it easy to

discover the characteristics. Then, we will describe what characteristics we found for each protocol by using SMGA. Finally, the correctness of these characteristics will be discovered by model checking. To create a graphical animation using SMGA, an input file is required. To create the input file, we need to generate the state sequence using Maude. Also, Maude is used for model checking. In Maude, we use the search command, one of the important commands, which can search for a user-specified state and confirm whether the state exists. Moreover, we will describe how to create a good diagram for graphical animation, how to observe graphical animations and look for protocol characteristics. These contents should be described concerning what characteristics you found in the animations you created in SMGA. We will then use these to help us discover even better ways to create diagrams and find characteristics of protocols.

One of the future tasks of the project report is to provide an important theorem proving in formal verification. We can perform model checking and formal verification to develop distributed systems as intended. Learning both of two techniques will be of great help in developing software that supports our daily lives. In addition to learning theorem proving, it is also important to learn how the applied protocols in the report are used in the software that we use in our daily lives. It will help us to further understand the report and learn about software development. In addition to the search command, there are many other commands in Maude. By using such that commands, we can perform various types of model checking. Model checking is excellent for finding defects in software development. In other words, using various commands is useful for finding various kinds of defects.

Contents

1	Introduction	1
1.1	Overview	1
1.2	Aims and Significance	1
1.3	Report Outline	2
2	Preliminaries	3
2.1	Mutual Exclusion	3
2.2	State Machine	4
2.3	Maude	4
2.4	State Machine Graphical Animation	5
3	Variants of Test & Set (TAS) Mutual Exclusion Protocol	8
3.1	FTAS: A flawed version of TAS	8
3.1.1	Description of FTAS in Maude	8
3.1.2	State Machine Representation(FTAS)	10
3.1.3	Use of SMGA(FTAS)	12
3.1.4	Model Checking Using Maude(FTAS)	13
3.2	TAS: A protocol satisfies mutual exclusion	17
3.2.1	Description of TAS in Maude	18
3.2.2	State Machine Representation(TAS)	19
3.2.3	Use of SMGA(TAS)	20
3.2.4	Model Checking Using Maude(TAS)	21
4	Variants of Qlock Mutual Exclusion Protocol	26
4.1	FQlock0: A flawed version of Qlock protocol	26
4.1.1	Description of FQlock0 in Maude	27
4.1.2	State Machine Representation(FQlock0)	28
4.1.3	Use of SMGA(FQlock0)	29
4.1.4	Model Checking Using Maude(FQlock0)	31
4.2	FQlock1: A protocol satisfies mutual exclusion	34
4.2.1	Description of FQlock1 in Maude	35

4.2.2	State Machine Representation(FQlock1)	37
4.2.3	Use of SMGA(FQlock1)	39
4.2.4	Model Checking Using Maude(FQlock1)	40
4.3	Qlock: A protocol satisfies mutual exclusion	42
4.3.1	Description of Qlock in Maude	43
4.3.2	State Machine Representation(Qlock)	44
4.3.3	Use of SMGA(Qlock)	45
4.3.4	Model Checking Using Maude(Qlock)	46
5	Anderson Mutual Exclusion Protocol	56
5.1	Description of Anderson in Maude	57
5.2	State Machine Representation(Anderson)	59
5.3	Use of SMGA(Anderson)	61
5.4	Model Checking Using Maude(Anderson)	62
6	Lessons Learned	66
6.1	How to create a good diagram for graphical animation	66
6.2	How to Observe Graphical Animations and Look for Protocol characteristics	68
7	Conclusion	70
7.1	Summary of the research report	70
7.2	Future Issues	71

List of Figures

2.1	An example of mutual exclusion	3
2.2	A series of graphical animations.	6
2.3	Example of an input file	7
2.4	Example of an input file to SMGA	7
3.1	Representing the rewriting rules using a figure	10
3.2	Representing the state machine using a figure	10
3.3	Visually representing the state machine using SMGA	11
3.4	A representation of the process using a figure	11
3.5	A representation of the section using a figure	11
3.6	A representation of the value of “lock” using the figure	12
3.7	Input files used in FTAS	12
3.8	Diagram showing the initial conditions using SMGA(FTAS)	13
3.9	Visual representation of various state machines using SMGA	14
3.10	The state does not meet the mutual exclusion of the machine	15
3.11	Figure showing that there can be up to three processes in each section at the same time.	15
3.12	Figure showing that the value of “lock” will be false if all processes are present in rs	16
3.13	Figure showing that if there is no process in cs, the value of “lock” will be false	16
3.14	Representing the rewriting rules using a figure(TAS)	19
3.15	Representing the state machine using a figure	20
3.16	Visually representing the state machine using SMGA	20
3.17	A representation of the process using a figure	21
3.18	A representation of the section using a figure	21
3.19	A representation of the value of “lock” using the figure	22
3.20	Input files used in TAS	22
3.21	Diagram showing the initial conditions using SMGA(TAS)	23
3.22	Visual representation of various state machines using SMGA(TAS)	24
3.23	Figure showing that there is at most one process in cs.	25

4.1	Representing the rewriting rules using a figure(FQlock0)	29
4.2	Representation of a state machine in a diagram(FQlock0)	30
4.3	Visually representing the state machine using SMGA(FQlock0)	30
4.4	A representation of the process using a figure(FQlock0)	31
4.5	A representation of the section using a figure(FQlock0)	31
4.6	A representation of the queue using a figure(FQlock0)	32
4.7	Representation of tmp[p1] and tmp[p2] using figures(FQlock0)	32
4.8	Input files used in FQlock0	33
4.9	Diagram showing the initial conditions using SMGA(FQlock0)	34
4.10	Visual representation of various state machines using SMGA(FQlock0)	35
4.11	There are at most two processes in each section at the same time.	36
4.12	Mutual exclusion is not satisfied because two processes can exist simultaneously in cs.	37
4.13	Representing the rewriting rules using a figure(FQlock1)	38
4.14	Representation of a state machine in a diagram(FQlock1)	38
4.15	Representation of a state machine in a diagram(FQlock1)	39
4.16	A representation of the process using a figure(FQlock1)	39
4.17	A representation of the section using a figure(FQlock1)	40
4.18	A representation of the queue using a figure(FQlock1)	40
4.19	Representation of tmp[p1] and tmp[p2] using figures(FQlock1)	41
4.20	Input files used in FQlock1	42
4.21	Diagram showing the initial conditions using SMGA(FQlock1)	43
4.22	Visual representation of various state machines using SMGA(FQlock1)	48
4.23	It indicates that there is at most one process in cs.	49
4.24	It indicates that there is at most one process in ds.	49
4.25	It shows that two processes can exist simultaneously in rs and ws.	50
4.26	Representing the rewriting rules using a figure Qlock	50
4.27	Representation of a state machine in a diagram(Qlock)	50
4.28	Visually representing the state machine using SMGA(Qlock)	51
4.29	A representation of the process using a figure(Qlock)	51
4.30	A representation of the section using a figure(Qlock)	51
4.31	A representation of the queue using a figure(Qlock)	51
4.32	Input files used in Qlock	52
4.33	Diagram showing the initial conditions using SMGA(Qlock)	52
4.34	Visual representation of various state machines using SMGA(Qlock)	53
4.35	Indicates that there can be at most one process in cs.	54

4.36	It shows that two processes can exist simultaneously in rs and ws.	54
4.37	When a process exists in rs, it means that the value of the process does not exist in queue.	55
5.1	Representing rewrite rules using diagrams	58
5.2	Representing state machines using diagrams	59
5.3	Using SMGA to visually represent state machines	59
5.4	Use figures to represent processes.	60
5.5	Use figures to represent sections.	60
5.6	Representation of place[p1],place[p2],place[p3] using figures . .	60
5.7	Represent (place[p1]: 1) and (place[p1]: 2) using a figure. . . .	61
5.8	Represent (next: 0), (next: 1), and (next: 2) using a diagram .	61
5.9	Using a figure to represent (array[0]: true) (array[1]: false) (array[2]: false)	61
5.10	Use the figure to represent (array[0]: false) (array[1]: true) (array[2]: false) and (array[0]: false) (array[1]: false) (array[2]: true)	62
5.11	Input files used in Anderson	62
5.12	Diagram showing the initial conditions using SMGA(Anderson)	63
5.13	Visual representation of various states using SMGA	65
6.1	Graphical animation without graphics.	67

Chapter 1

Introduction

1.1 Overview

Most mission-critical software, such as the Internet, is a distributed system. It is difficult to develop distributed systems as intended, and many technologies must be used securely. Formal verification is one such technique. Formal verification can be classified into model checking and theorem proving. Model checking is good at detecting defects, while theorem proving is necessary to ensure that the system works as desired. However, theorem proving often uses lemmas, which require much human effort in most cases. On the other hand, humans have a high visual perceptual ability [1, 2, 3, 4]. To take advantage of this fact, a support tool for visualizing the behavior of state machines, which are mathematical models of distributed systems, has been developed, State Machine Graphical Animation (SMGA). SMGA can be known as a tool to facilitate the use of theorem proving and information visualization.

1.2 Aims and Significance

The purpose of this study is mainly to investigate a case study of SMGA, where Maude is used to generate a state sequence of state machines, which are inputs to SMGA. Therefore, this investigation includes investigation of state machines, how to formalize protocols as state machines, how to describe state machines in Maude (how to create formal specifications), how to model check in Maude that state machines satisfy desired properties, and how to generate state sequences of state machines using Maude.

Today, the Internet and other software systems are used everywhere. For example, e-commerce systems such as Amazon and Rakuten are pervasive in

our lives and are an integral part of our daily lives. If these systems do not work as intended, they may cause economic loss and human damages, which may cause serious consequences instead of making our lives more convenient. Most of the core software systems take the form of distributed systems. It is known that it is very difficult to develop distributed systems in such a way that they work as intended but do not work in any other way because many processes and computers must use shared resources such as memory to satisfy certain constraints. Formal verification based on theorem proving is one of the most powerful techniques to verify distributed systems work as intended. However, it is necessary for humans to discover lemmas. SMGA has the potential to remove or subordinate the barriers for theorem proving in formal verification. In this sense, this study is important.

1.3 Report Outline

The following is a report on the research project.

- Chapter 1: Introduction

In this chapter, we introduced the overview, aims, and significance of the thesis.

- Chapter 2: Preliminaries

In this chapter, we will explain the terms used in the research project: Mutual exclusion, State machine, Maude, and State Machine Graphical Animation.

- Chapter 3: Variants of Test&Set (TAS) Mutual Exclusion Protocol

This chapter introduces the Test&Set (TAS) Protocol.

- Chapter 4: Variants of Qlock Mutual Exclusion Protocol

In this chapter, we introduce the Qlock Protocol.

- Chapter 5: Variants of Qlock Mutual Exclusion Protocol

In this chapter, we will introduce the Anderson Mutual Exclusion Protocol.

- Chapter 6: Lessons Learned

In this chapter, I will describe what I learned from the research report.

- Chapter 7: Conclusion

In this chapter, the summary of the research report and future tasks will be discussed.

Chapter 2

Preliminaries

2.1 Mutual Exclusion

Mutual exclusion refers to the process of maintaining consistency when many processes can use a shared resource in the execution of a computer program. When conflicts occur due to simultaneous accesses from multiple processes, mutual exclusion is a process to maintain consistency by preventing other processes from using the resource while allowing one process to use it exclusively. In other words, it is to prevent multiple processes (or threads) from entering a critical section at the same time. A critical section is a period of time when a process is accessing a shared resource such as shared memory. For example, when some people share a bicycle[5], the queue is used to consider whether the bicycle should be given to at most one person. Let's assume that the initials are put in a queue in the order of Emma, David, and Alice. Emma is allowed to use the bike first, and she will be removed (dequeued) from the queue when she used the bike. Then the next person who is allowed to use the bike will be David. Figure 2.1 shows an example of the mutual exclusion protocol when a bicycle is shared.




Figure 2.1: An example of mutual exclusion

2.2 State Machine

A state machine is a mathematically abstract “model of behavior” consisting of a finite number of states, transitions, and behaviors. It is sometimes used in program design to study how logic flows when a series of states are taken. It takes one state out of a finite number of “states”. At a certain point in time, only one state is taken, and it is called the “current state” of that point in time. Some event or condition causes a transition from one state to another, which is called a transition. A transition is defined by enumerating the states that can be transitioned from each current state and the conditions that trigger the transition.

2.3 Maude

Maude [4] is an algebraic specification language developed by a team led by Jose Meseguer. Maude is a rewriting logic-based specification and programming language. The states of a state machine are represented by data such as OComp and associative commutative sets (called Soup), and state transitions are described by rewrite rules. The rewrite rule takes the form $rl[l]: t \rightarrow t'$, where t, t' is homogeneous terms containing variables, and l is the label of the rule. For the rewrite rule, if a state satisfies the conditions of t , it can be changed to the state of t' . Maude also provides several built-in modules, such as BOOL and NAT for Boolean values and natural numbers. Boolean values are represented as true or false, and natural numbers are represented as usual as 0, 1, 2, ... as usual. By using an example, we will explain the rewriting rules.

$rl[enter] : \{(pc[I]: rs) (lock: false) OCs\} \Rightarrow \{(pc[I]: cs) (lock: true) OCs\} .$

rl denotes a rewrite law, and $[enter]$ is the label of the rewrite law. If a state satisfies $\{(pc[I]: rs) (lock: false) OCs\}$, then it can be rewritten to the state $\{(pc[I]: cs) (lock: true) OCs\}$.

Here, there are processes p and q , I represents the ID of the process, and p and q are defined by I . There are two sections, rs (Remainder Section) and cs (Critical Section), which represent the locations where the processes exist. In other words, $(pc[I]: rs)$ means that a process is located in rs . the lock is a Boolean value and can take the values true or false. $(lock: false)$ means that the value of the lock is false. “OCs” is called an observer component. Observer component means that when processes p and q exist, in $\{(pc[p]: rs) (lock: false) OCs\}$, $(pc[p]: rs)$ specifies the value of process p . Also, $(lock: false)$ specifies the value of lock. However, the value of process q is not specified. In this case, process q becomes an observer component. In other words,

an observer component is a value that is not specified among the values that exist.

There are various functions in Maude, and this paper deals with the search command. The search command can search for a user-specified state in an input file. We will use an example to explain the search command.

```
Maude> search [1] in TAS : init =>* {(pc[p1]: cs)
(pc[p2]: cs) OCs} .
```

The phrase “search [1] in TAS” means to search for one specified state in the user-created module “TAS”. “init” indicates the initial state. The user-specified state is the state described to the right of “=>”. In other words, “init =>* {(pc[p1]: cs) (pc[p2]: cs) OCs}.” searches for the state “{(pc[p1]: cs) (pc[p2]: cs) OCs}.” from the initial state.

There are two patterns of output results for the search command. The first is No solution. This means that the user-specified state was not found. The second is Solution 1, which means that the user-specified state exists.

2.4 State Machine Graphical Animation

State Machine Graphical Animation(SMGA) [3] is implemented using the drawing web app DrawSVG (www.drawsvg.org). It designs an image for each state and observes the characteristics of the state by considering the sequence of images, obtained by simple computation, as a movie. The sequence of images is represented in Figure 2.1. if the image input to SMGA has three processes, we can design an image for each state as shown in Figure 2.2. As shown in Figure 2.2, the input file to SMGA consists of three parts: `###keys`, `###textDisplay`, and `###states`. Figure 2.3 shows an example of an input file to SMGA. In this `###keys` part, the names (or keys) used by the observable components that make up the state are listed. In the case of Figure 2.4, `locked`, `pc[p1]`, `pc[p2]`, and `pc[p3]` are enumerated. using SMGA, the values displayed in the keys to represent the state are represented by various figures. Figure 2.4, we use circles to represent processes, and rectangles to represent `rs` (Remainder Section), `cs` (Critical Section), and `locked`. Figure 2.2 shows a series of states generated by SMGA. For example, in state 2, processes `p1`, `p2`, and `p3` exist in `rs` and the value of `locked` is false; in state 3, the next state after state 2, `p2` that existed in `rs` disappears and exists in `cs` and the value of `locked` changes to true. From this series of changes, we can observe that process `p2` has moved from `rs` to `cs` and the value of `locked` has changed from false to true. In other words, the state of Figure 2.2 can be inferred that when a process moves from `rs` to `cs`, the value of `locked` changes from false to true. In this way, SMGA can help us

understand the characteristics of a state from a series of images, and using Maude, we can also verify that the characteristics obtained from SMGA are correct.

```
Maude> search [1] in TAS :
{(pc[p1]: rs) (pc[p2]: rs) (pc[p3]: rs) (lock: false) }
=>* {(pc[p1]: rs) (pc[p2]: cs) (pc[p3]: rs) (lock: true) } .
```

Solution 1 (state 2)

The search command shows a test to see if it is possible to change from state 2 to state 3. The output result is Solution1, which indicates the existence of the predicted result. In this way, we can check whether the characteristics predicted by SMGA are correct by using Maude.




Figure 2.2: A series of graphical animations.

```

####keys
locked pc[p1] pc[p2] pc[p3]

####textDisplay

####states
(locked: false (pc[p1]: rs) (pc[p2]: rs) (pc[p3]: rs)) ||
(locked: true (pc[p1]: cs) (pc[p2]: rs) (pc[p3]: rs)) ||
(locked: false (pc[p1]: rs) (pc[p2]: rs) (pc[p3]: rs)) ||
(locked: true (pc[p1]: rs) (pc[p2]: cs) (pc[p3]: rs)) ||
(locked: false (pc[p1]: rs) (pc[p2]: rs) (pc[p3]: rs)) ||
(locked: true (pc[p1]: cs) (pc[p2]: rs) (pc[p3]: rs)) ||
(locked: false (pc[p1]: rs) (pc[p2]: rs) (pc[p3]: rs)) ||
(locked: true (pc[p1]: rs) (pc[p2]: rs) (pc[p3]: cs)) ||
(locked: false (pc[p1]: rs) (pc[p2]: rs) (pc[p3]: rs)) ||
(locked: false (pc[p1]: rs) (pc[p2]: rs) (pc[p3]: rs)) ||

```

Figure 2.3: Example of an input file




Figure 2.4: Example of an input file to SMGA

Chapter 3

Variants of Test & Set (TAS) Mutual Exclusion Protocol

3.1 FTAS: A flawed version of TAS

In this chapter, we describe FTAS, a pattern that does not satisfy the mutual exclusion of Test & Set (TAS). Here, “locked” is a Boolean variable that can take the value “true” or “false”. There are many processes, which are arranged under one of three labels: *rs*(*Remainder Section*), *ms*(*Middle Section*), and *cs*(*Critical Section*). By default, each process is placed in the *rs*(*Remainder Section*) and the value of “locked” is “true”. The pseudo code of FTAS is as follows.

```
Loop “Remainder Section”
  rs : while locked = true {}
      “Middle Section”
  ms : locked := true;
      “Critical Section”
  cs : locked := false;
```

3.1.1 Description of FTAS in Maude

In this chapter, we will use Maude to represent the FTAS protocol. For this purpose, we describe the code used in Maude, which is assumed to have three processes called *p1*, *p2*, and *p3*. Therefore, we can represent the state as (*pc*[*p1*]: *l1*) (*pc*[*p2*]: *l2*) (*pc*[*p3*]: *l3*) (*lock*: *B*).

- “*pc*[]” represents a process counter, and the value is *rs*, *ms*, *cs*.

- “l1”, “l2”, “l3” takes one of the values of rs, ms, cs.
- “p1”, “p2”, and “p3” represent the ID of the process.
- “lock” represents a locked variable in the protocol.
- “B” is a Boolean variable and takes the value “true” or “false”.

In the initial state, l1, l2, and l3 are rs and B is “true”.

The state transitions of FTAS are specified in Maude as the following three rewrite rules.

```

rl [enter]: {(pc[P]: rs) (lock: false) OCs} => {(pc[P]: ms)
  (lock: false) OCs} .
rl [wait]: {(pc[P]: ms) (lock: B) OCs} => {(pc[P]: cs) (lock: true) OCs} .
rl [exit]: {(pc[P]: cs) (lock: B) OCs} => {(pc[P]: rs) (lock: false) OCs} .

```

“=>” indicates that the state changes to the arrow direction.

“P” represents the process ID variable in Maude, “B” represents the Boolean variable, and takes a value of “true” or “false”.

“Ocs” stands for observable components.

The rewrite rule “rl[enter]” is used as an example below.

It means that “{(pc[P]: rs) (lock: false) OCs}” has been changed to “{(pc[P]: ms) (lock: false) OCs}” by the rewrite rule “rl[enter]”.

There are three rewrite rules: enter, wait, and exit.

The three rewrite rules are explained below:

Rule 1 (enter): Process P is located at rs and the lock value is false. Later, process P is located in ms and the lock value is true.

Rule 2 (wait): Process P is located in ms and the lock value is B. After that, process P is located in cs and the lock value is true.

Rule 3 (exit): Process P is located in cs and lock value is B. Later, process P is located in rs and the lock value is false.

Figure 3.1 shows three state transition diagrams. Each time you transition from one state to another, you can indicate the process ID.

Figure 3.1, explaining the rewriting rule “[enter]” as an example, if the state is “(pc[P]: rs) (lock: false) OCs”, the rewriting rule indicates that “(pc[P]: ms) (lock: true) OCs” by “[enter]”.




Figure 3.1: Representing the rewriting rules using a figure

3.1.2 State Machine Representation(FTAS)

In this chapter, we will explain how to represent state machines using diagrams. Representing a state machine using a diagram helps to discover characteristics from visual information.

There are three processes called p1, p2, p3, and each state is like (pc [p1]: rs) (pc [p2]: rs) (pc [p3]: rs) (lock: false).

In that case, it is expressed as shown in the Figure 3.2.

Figure 3.2 is a visualization of the initial state.

When SMGA is used for the state of (pc [p1]: rs) (pc [p2]: rs) (pc [p3]: rs)




Figure 3.2: Representing the state machine using a figure

(lock: false), it is expressed as shown in the Figure 3.3.

Figure 3.3 shows a visualization of the initial state using SMGA.

A brief explanation will be given for the diagram using SMGA.

Figure 3.4 shows the processes p1, p2, and p3 using circles. These processes are arranged in one of three sections: rs (Remainder Section), ms (Midle




Figure 3.3: Visually representing the state machine using SMGA

Section), and cs (Critical Section).

In Figure 3.5, sections rs (Remainder Section), ms (Middle Section), and



Figure 3.4: A representation of the process using a figure

cs (Critical Section) are represented using squares. There are cases where processes are located within this section and cases where neither process is located.

In Figure 3.6, a square is used for locked. lock will be “false” or “true” as




Figure 3.5: A representation of the section using a figure

shown.



Figure 3.6: A representation of the value of “lock” using the figure

3.1.3 Use of SMGA(FTAS)

This chapter describes how to use of SMGA and visually discovering characteristics.

In the use of SMGA, two inputs are required: an image design and an input file.

The image design is created by the user and allows the user to develop an understanding based on his or her own design. The input file is generated by Maude. The input file is generated by Maude and plays the animation to SMGA.

```

###keys
lock pc[p1] pc[p2] pc[p3]
###textDisplay
###states
(lock: false (pc[p1]: rs) (pc[p2]: rs) pc[p3]: rs) ||
(lock: false (pc[p1]: rs) (pc[p2]: rs) pc[p3]: ms) ||
(lock: false (pc[p1]: ms) (pc[p2]: rs) pc[p3]: ms) ||
(lock: true (pc[p1]: cs) (pc[p2]: rs) pc[p3]: ms) |
(lock: false (pc[p1]: rs) (pc[p2]: rs) pc[p3]: ms) ||
(lock: false (pc[p1]: rs) (pc[p2]: ms) pc[p3]: ms) ||
(lock: false (pc[p1]: ms) (pc[p2]: ms) pc[p3]: ms) ||
(lock: true (pc[p1]: cs) (pc[p2]: ms) pc[p3]: ms) ||
(lock: true (pc[p1]: cs) (pc[p2]: cs) pc[p3]: ms) ||
(lock: false (pc[p1]: cs) (pc[p2]: rs) pc[p3]: ms) |
(lock: true (pc[p1]: cs) (pc[p2]: rs) pc[p3]: cs) |
(lock: false (pc[p1]: cs) (pc[p2]: rs) pc[p3]: rs) ||
(lock: false (pc[p1]: cs) (pc[p2]: ms) pc[p3]: rs) ||
(lock: false (pc[p1]: rs) (pc[p2]: ms) pc[p3]: rs) ||
(lock: false (pc[p1]: rs) (pc[p2]: ms) pc[p3]: ms) ||
(lock: true (pc[p1]: rs) (pc[p2]: cs) pc[p3]: ms)

```

Figure 3.7: Input files used in FTAS

Create various state machines using Maude. Figure 3.7 shows the state generated for (pc[p1]: l1) (pc[p2]: l2) (pc[p3]: l3) (lock: B).

When SMGA is used for Figure 3.7, it becomes as shown in Figure 3.8 and Figure 3.9 below.

Figure 3.8 shows the initial state in the input file generated using Maude. By using SMGA, it is possible to organize where each process is located and what the value stored in lock is. In state 8, there are two processes in cs.




Figure 3.8: Diagram showing the initial conditions using SMGA(FTAS)

Figure 3.9 shows some states. In state 8, p1 and p2 are present in cs at the same time. In Figure 3.10, state 8 is represented in Figure 3.10. For this reason, the FTAS protocol described in this chapter does not satisfy mutual exclusion.

By using SMGA, the following three characteristics can be guessed about FTAS.

- (1) There are at most three processes in each section at the same time.
- (2) If there are all processes in rs, the value of “lock” will be false.
- (3) If there are no processes in cs, the value of “lock” will be false.

These three characteristics are shown in Figure 3.11 to Figure 3.13 using SMGA.

3.1.4 Model Checking Using Maude(FTAS)

In this chapter, we describe model checking with Maude, which allows us to investigate all user-specified changes in the state of a machine from one state to another.

An example will be used to illustrate this.

```
Maude> search [1] in TAS-FAILURE : init =>*
{(lock: true) (pc[I:Pid]: cs) (pc[j:Pid]: cs) 0Cs} .
```




Figure 3.9: Visual representation of various state machines using SMGA

Solution 1 (state 20)

states: 21 rewrites: 29

OCs --> pc[p3]: rs

The above command searches for the state “(lock: true) (pc[I:Pid]: cs) (pc[j:Pid]: cs) OCs.” from the conditions “init” in module “TAS-FAILURE”. “Solution 1 (state 20)” indicates that the state “(lock: true) (pc[I:Pid]: cs) (pc[j:Pid]: cs) OCs.” exists in module TAS-FAILURE at state 20. “OCs =>pc[p3]: rs” means observable components (OCs) is pc[p3] in this case.

As explained above, Maude can search for a user-specified state, and we can see that the FTAS process does not satisfy mutual exclusion because more than one process exists simultaneously in cs.

From the above results, we can confirm that there exists a case which con-




Figure 3.10: The state does not meet the mutual exclusion of the machine




Figure 3.11: Figure showing that there can be up to three processes in each section at the same time.

tains two processes in cs.

```
Maude> search [1] in TAS-FAILURE : init =>* {(pc[i:Pid]: rs)
(pc[j:Pid]: rs) (pc[k:Pid]: rs) (pc[l:Pid]: rs) OCs} .
```

No solution.

The above command searches for the state “(pc[i:Pid]: rs) (pc[j:Pid]: rs) (pc[k:Pid]: rs) (pc[l:Pid]: rs) OCs .” from the conditions “init” in module “TAS-FAILURE”.

“No solution” indicates that the state “(pc[i:Pid]: rs) (pc[j:Pid]: rs) (pc[k:Pid]: rs) (pc[l:Pid]: rs) OCs” does not exist in module “TAS-FAILURE”.

This indicates that no more than one new process has been added to the FTAS dealt with in this chapter, whereas only three processes are in use.

From the above result, we can see that the number of processes does not increase.

Also, for Figure 3.8, the value of “lock” will be false if there are all processes




Figure 3.12: Figure showing that the value of “lock” will be false if all processes are present in rs




Figure 3.13: Figure showing that if there is no process in cs, the value of “lock” will be false

in rs.”

```
Maude> search [1] in TAS-FAILURE : init =>
* {(pc[p1]: rs) (pc[p2]: rs) (pc[p3]: rs) (lock: true)} .
```

No solution.

The above command searches for the state “(pc[p1]: rs) (pc[p2]: rs) (pc[p3]: rs) (lock: true) .” from the conditions “init” in module “TAS-FAILURE ”. “No solution” indicates that the state “(pc[p1]: rs) (pc[p2]: rs) (pc[p3]: rs) (lock: true) .” does not exist in module “TAS-FAILURE”.

This indicates that the value of lock is false when all three processes, p1, p2, and p3, are in rs.

If there is no process in cs, the value of “lock” is false. Model checking will output the following results.

```
Maude> search [1] in TAS-FAILURE : init =>
{(pc[I:Pid]: X:Label) (pc[J:Pid]: Y:Label) (pc[K:Pid]: T:Label)}
```

```
(lock: true) } such that
X:Label  $\neq$  cs and Y :Label  $\neq$  cs and T:Label  $\neq$  cs
```

No solution.

The above command searches for the state “{(pc[I:Pid]: X:Label) (pc[J:Pid]: Y:Label) (pc[K:Pid]: T:Label) (lock: true)} such that X:Label $\neq$ cs and Y :Label $\neq$ cs and T:Label $\neq$ cs” from the conditions “init” in module “TAS-FAILURE”.

Also, I, J, and K take the value of one of the processes p1, p2, or p3.

X, Y, and T can take values of rs, ms, and cs.

However, “X:Label $\neq$ cs”, “Y:Label $\neq$ cs”, and “T:Label $\neq$ cs” indicate that X, Y, and T do not take the value of cs.

“No solution” indicates that the state “{(pc[I:Pid]: X:Label) (pc[J:Pid]: Y:Label) (pc[K:Pid]: T:Label) (lock: true)} such that X:Label $\neq$ cs and Y:Label $\neq$ cs and T:Label $\neq$ cs” does not exist in module “TAS-FAILURE”.

This means that, If there are no processes in cs, the value of “lock” will be false.

3.2 TAS: A protocol satisfies mutual exclusion

In this chapter, we describe the Test & Set (TAS) that satisfies mutual exclusion. Here, “locked” is a Boolean variable that can take the value “true” or “false”. There are many processes, which are arranged under one of two labels: rs(Remainder Section) and cs(Critical Section). Initially, each process is located in the rs(Remainder Section) and the value of “locked” is “true”.

The pseudo code of TAS is as follows.

```
Loop “Remainder Section”
  rs : repeat while test & set(locked);
    “Critical Section”
  cs : locked := false;

test & set(locked){
  if locked = false
```

```

        locked := true
        return false;
    else return true;}

```

3.2.1 Description of TAS in Maude

In this chapter, we will use Maude to represent the TAS protocol. For this reason, we will describe the code used in Maude, assuming that there are three processes called p1, p2, and p3 in Maude. Therefore, we can represent the state as (pc[p1]: l1) (pc[p2]: l2) (pc[p3]: l3) (lock: B).

- “pc[]” represents a process counter, and the value is rs, cs.
- l1,l2,l3 takes one of the values of rs, cs.
- “p1”, “p2”, and “p3” represent the ID of the process.
- “lock” represents a locked variable in the protocol.
- “B” is a Boolean variable and takes the value “true” or “false”.

In the initial state, l1, l2, l3 are rs and B will be false.

The state transitions of TAS are specified in Maude as the following two rewrite rules.

```

rl [enter] : (pc[I]: rs) (lock: false) OCs => (pc[I]: cs) (lock: true) OCs .
rl [exit] : (pc[I]: cs) (lock: B) OCs => (pc[I]: rs) (lock: false) OCs .

```

“=>” indicates that the state changes to the arrow direction.

“I” represents the process ID variable in Maude, “B” represents the Boolean variable, and takes a value of “true” or “false”.

“Ocs” stands for observable components.

“rl[enter]” is used as an example below.

It means that “(pc[P]: rs) (lock: false) OCs” has been changed to “(pc[P]: ms) (lock: false) OCs” by the rewrite rule “rl[enter]”.

There are two rewrite rules: enter and exit. Two rewriting rules are represented in Figure 3.14. The two rewrite rules are explained below:

Rule 1 (enter): Process P is located at rs and the lock value is false. Later, process P is located in cs and the lock value is true.

Rule 2 (exit): Process P is located in cs and the lock value is B. After that, process P is located in rs and the lock value is false.

Figure 3.12, explaining the rewriting rule “[enter]” as an example, if the state

is “(pc[P]: rs) (lock: false) OCs”, the rewriting rule indicates that “(pc[P]: cs) (lock: false) OCs” by “[enter]”.




Figure 3.14: Representing the rewriting rules using a figure(TAS)

3.2.2 State Machine Representation(TAS)

In this chapter, we will explain how to represent state machines using diagrams. Representing a state machine using a diagram helps to discover complements from visual information.

There are three processes called p1, p2, p3, and each state is like (pc[p1]: rs) (pc[p2]: rs) (pc[p3]: rs) (lock: false).

In that case, it is expressed as shown in the Figure 3.15.

Figure 3.15 is a visualization of the initial state.

When SMGA is used for the state of (pc[p1]: rs) (pc[p2]: rs) (pc [p3]: rs) (lock: false), it is expressed as shown in the Figure 3.16 below.

A brief explanation will be given for the diagram using SMGA. Figure 3.17 shows the processes p1, p2, and p3 using circles. These processes are arranged in one of three sections: rs (Remainder Section) and cs (Critical Section).

In Figure 3.18, sections rs (Remainder Section) and cs (Critical Section) are represented using squares. There are cases where processes are located within this section and cases where neither process is located.




Figure 3.15: Representing the state machine using a figure




Figure 3.16: Visually representing the state machine using SMGA

In Figure 3.19, a square is used for locked variable. lock will be “false” or “true” as shown.

3.2.3 Use of SMGA(TAS)

This chapter describes the use of SMGA and visually discovering complements. In the use of SMGA, two inputs are required: an image design and an input file.

The image design is created by the user and allows the user to develop an understanding based on his or her own design.

The input file is generated by Maude. The input file is generated by Maude and plays the animation to SMGA.

Create various state machines using Maude. Figure 3.20 shows the state generated for (pc[p1]: l1) (pc[p2]: l2) (pc[p3]: l3) (lock: B).

When SMGA is used for Figure 3.20, it becomes as shown in Figure 3.21 and Figure 3.22.

In Figure 3.23, various states are represented. In all states, at most one




Figure 3.17: A representation of the process using a figure




Figure 3.18: A representation of the section using a figure

process exists in cs.

In all states, at most one process is present in cs. It can be inferred that the TAS satisfies mutual exclusion in all states.

In addition, by using SMGA, the following characteristics can be confirmed.

- (1) There is at most one process in cs.
- (2) When a process exists in cs, the value of lock is true.
- (3) When the value of lock is true, there is one process in cs.

Figure 3.23 shows the characteristics from (1) to (3).

3.2.4 Model Checking Using Maude(TAS)

In this chapter, we describe model checking with Maude, which allows us to investigate all user-specified changes in the state of a machine from one state to another. An example will be used to illustrate this.

```
Maude> search [1] in TAS : init =>* {(pc[p1]: cs)
(pc[p2]: cs) OCs} .
```

No solution.

The above command searches for the state “{(pc[p1]: cs) (pc[p2]: cs) OCs} .” from the conditions “init” in module “TAS”.

“No solution” indicates that the state “(pc[p1]: cs) (pc[p2]: cs) OCs ” does not exist in module TAS.



Figure 3.19: A representation of the value of “lock” using the figure

```

#####keys
locked pc[p1] pc[p2] pc[p3]

#####textDisplay

#####states
(locked: false (pc[p1]: rs) (pc[p2]: rs) (pc[p3]: rs)) ||
(locked: true (pc[p1]: cs) (pc[p2]: rs) (pc[p3]: rs)) ||
(locked: false (pc[p1]: rs) (pc[p2]: rs) (pc[p3]: rs)) ||
(locked: true (pc[p1]: rs) (pc[p2]: cs) (pc[p3]: rs)) ||
(locked: false (pc[p1]: rs) (pc[p2]: rs) (pc[p3]: rs)) ||
(locked: true (pc[p1]: cs) (pc[p2]: rs) (pc[p3]: rs)) ||
(locked: false (pc[p1]: rs) (pc[p2]: rs) (pc[p3]: rs)) ||
(locked: true (pc[p1]: rs) (pc[p2]: rs) (pc[p3]: cs)) ||
(locked: false (pc[p1]: rs) (pc[p2]: rs) (pc[p3]: rs)) ||
(locked: false (pc[p1]: rs) (pc[p2]: rs) (pc[p3]: rs))

```

Figure 3.20: Input files used in TAS

As explained above, Maude can search for user-specified states, and we can see that the TAS process satisfies the mutual exclusion property because there is no state in cs in which more than one process exists at the same time.

```
Maude> search [1] in TAS : init =>* {(pc[i:Pid]: rs) (pc[j:Pid]: rs)
(pc[k:Pid]: rs) (pc[k:Pid]: rs) OCs} .
```

No solution.

The above command searches for the state “{(pc[i:Pid]: rs) (pc[j:Pid]: rs) (pc[k:Pid]: rs) (pc[k:Pid]: rs) OCs} .” from the conditions “init” in module “TAS”. “No solution” indicates that the state “{(pc[i:Pid]: rs) (pc[j:Pid]: rs) (pc[k:Pid]: rs) (pc[k:Pid]: rs) OCs} .” does not exist in module TAS.

This indicates that no more than one new process has been added to the TAS dealt with in this chapter, whereas only three processes are in use. In addition, model checking “There is at most one process in cs.” yields the following results.

```
Maude> search [1] in TAS : init =>
* {(pc[i:Pid]: cs) (pc[j:Pid]: rs) (pc[k:Pid]: rs) OCs} .
```

Solution 1 (state 1)




Figure 3.21: Diagram showing the initial conditions using SMGA(TAS)

Also, i , j , and k take the value of one of the processes $p1$, $p2$, or $p3$. The above command searches for the state “ $\{(pc[i:Pid]: cs) (pc[j:Pid]: rs) (pc[k:Pid]: rs) \text{ OCs} \}$.” from the conditions “init” in module “TAS”. “Solution 1 (state 1)” indicates that the state “ $(pc[i:Pid]: cs) (pc[j:Pid]: rs) (pc[k:Pid]: rs) \text{ OCs}$.” exist in module “TAS” at state 1. This means that there is a state where one process exists in cs and two processes exist in rs .

```
Maude> search [1] in TAS : init =>*
{(pc[i:Pid]: cs) (pc[j:Pid]: cs) (pc[k:Pid]: rs) OCs} .
```

No solution.

The above command searches for the state “ $(pc[i:Pid]: cs) (pc[j:Pid]: cs) (pc[k:Pid]: rs) \text{ OCs}$.” from the conditions “init” in module “TAS”. Also, i , j , and k take the value of one of the processes $p1$, $p2$, or $p3$. “No solution” indicates that the state “ $(pc[i:Pid]: cs) (pc[j:Pid]: cs) (pc[k:Pid]: rs) \text{ OCs}$.” does not exist in module TAS. As shown in the figure, this means that there can be only one process in cs at most.

```
Maude> search [1] in TAS : init =>*
{(pc[I:Pid]: cs) (pc[j:Pid]: cs) (pc[k:Pid]: cs) OCs} .
```

No solution.

The above command searches for the state “ $\{(pc[i:Pid]: cs) (pc[j:Pid]: cs) (pc[k:Pid]: cs) \text{ OCs} \}$.” from the conditions “init” in module “TAS”. Also, i , j , and k take the value of one of the processes $p1$, $p2$, or $p3$. “No solution” indicates that the state “ $\{(pc[i:Pid]: cs) (pc[j:Pid]: cs) (pc[k:Pid]: cs) \text{ OCs} \}$.” does not exist in module TAS.

As shown in the figure, this means that there is only one process at most in cs .




Figure 3.22: Visual representation of various state machines using SMGA(TAS)

The following is a model check for the fact that the value of lock is “true” when the process exists in cs.

```
Maude> search [1] in TAS : init =>
* {(pc[i:Pid]: cs) (pc[j:Pid]: rs) (pc[k:Pid]: rs) OCs} .
```

```
Solution 1 (state 1)
states: 2 rewrites: 2
OCs --> lock: true
j:Pid --> p2
k:Pid --> p3
i:Pid --> p1
```

The above command searches for the state “{(pc[i:Pid]: cs) (pc[j:Pid]: rs) (pc[k:Pid]: rs) OCs} .” from the condition “init” in module “TAS”. “Solution 1 (state 1)” indicates that the state “{(pc[i:Pid]: cs) (pc[j:Pid]: rs)




Figure 3.23: Figure showing that there is at most one process in cs.

$(pc[k:Pid]: rs) \text{ Ocs} \}$ exists in module “TAS” at state 1.

In this case, “j:Pid” has a process ID of p2, “k:Pid” has a process ID of p3, and “i:Pid” has a process ID of p1.

From the above, it can be shown that when a process exists in cs, the value of lock is true.

Chapter 4

Variants of Qlock Mutual Exclusion Protocol

4.1 FQlock0: A flawed version of Qlock protocol

In this chapter, we describe the FQlock0 protocol, which is a protocol that does not satisfy mutual exclusion (FQlock0). queue can hold multiple processes in the order in which they are recorded. The standard functions of the queue are “enq”, “top”, and “deq”. “enq” is to hold processes in queue. “top” can refer to the value held at the top of the queue. “deq” can remove the value held at the top of the queue. There are many processes, and they are placed under one of five labels: rs (Remainder Section), es (Enqueueing Section), ws (Waiting Section), ds (Dequeueing Section), and cs (Critical Section). Initially, each process is placed in rs (Remainder Section), and no value is held in the queue. The pseudo code for FQlock0 is as follows.

Loop “Remainder Section”

```
rs : queue := enq(queue,i);
es : queue := tmpi;
ws : repeat until top(queue) = i;
    “Critical Section”
cs : tmpi := deq(queue);
ds : queue := tmpi;
```

4.1.1 Description of FQlock0 in Maude

In this chapter, we will use Maude to represent the FQlock0 protocol. Therefore, we will describe the code used in Maude. $p1$ and $p2$ are assumed to be two processes in Maude. Therefore, the state can be expressed as $(pc[p1]: l1) (pc[p2]: l2) (queue:q) (tmp[p1]: q1) (tmp[p2]: q2)$.

- “ $pc[]$ ” represents a process counter, and the values are rs , es , ws , ds , and cs .
- $l1$ and $l2$ take the value of one of rs , es , ws , ds , or cs .
- “ $p1$ ” and “ $p2$ ” represent process IDs.
- “ q ”, “ $q1$ ”, and “ $q2$ ” represent process IDs and empty.
- “ $(tmp[p1]: q1)$ ” takes the value of the process ID in the $q1$ part.
- “ $(queue: q)$ ” takes the value of the process ID in the q part.

In the initial state, $l1$ and $l2$ are rs , and q , $q1$ and $q2$ are empty.

The state transitions of FQlock0 are specified in Maude as the following five rewrite rules.

$$rl [eq1] : (pc[I]: rs) (queue: Q) (tmp[I]: R) \\ \Rightarrow (pc[I]: es) (queue: Q) (tmp[I]: enq(Q,I)) .$$

$$rl [eq2] : (pc[I]: es) (queue: Q) (tmp[I]: R) \\ \Rightarrow (pc[I]: ws) (queue: R) (tmp[I]: R) .$$

$$rl [wt] : (pc[I]: ws) (queue: (I Q)) \\ \Rightarrow (pc[I]: cs) (queue: (I Q)) .$$

$$rl [dq1] : (pc[I]: cs) (queue: Q) (tmp[I]: R) \\ \Rightarrow (pc[I]: ds) (queue: Q) (tmp[I]: deq(Q)) .$$

$$rl [dq2] : (pc[I]: ds) (queue: Q) (tmp[I]: R) \\ \Rightarrow (pc[I]: rs) (queue: R) (tmp[I]: R) .$$

“ $\Rightarrow$ ” indicates that the state changes to the arrow direction.

“ $rl[eq1]$ ” is used as an example. It means that “ $(pc[I]: rs) (queue: Q) (tmp[I]: R)$ ” has been changed to “ $(pc[I]: es) (queue: Q) (tmp[I]: enq(Q,I))$ ” by the rewrite rule “ $rl[eq1]$ ”.

“ I ” represents the process ID in Maude; “ Q ” represents the value held in the queue, which is the process ID or an empty value; “ R ” represents the value held in $tmp[I]$, which is the process ID or an empty value.

There are five rewriting rules: eq1, eq2, wt, dq1, and dq2. The five rewrite rules are explained below.

Rule 1 (eq1): When process I exists in rs, the content of queue is Q, and the content of tmp is R, then process I exists in es, the content of queue is Q, and the content of tmp is $\text{enq}(Q, I)$.

Rule 2 (eq2): When process I exists in es, the content of queue is Q, and the content of tmp is R, then process I exists in ws, the content of queue is R, and the content of tmp is R.

Rule 3 (wt): When process I exists in ws and the content of the queue is (I, Q), then process I exists in cs and the content of the queue is (I, Q).

Rule 4 (dq1): When process I exists in cs, the content of queue is Q, and the content of tmp is R, then process I exists in ds, the content of queue is Q, and the content of tmp is $\text{deq}(Q)$.

Rule 5 (dq2): When process I exists in ds, the content of queue is Q, and the content of tmp is R, then process I exists in rs, the content of queue is R, and the content of tmp is R.

Figure 4.1 shows a representation of the five rewriting rules.

4.1.2 State Machine Representation(FQlock0)

In this chapter, we will explain how to represent state machines using diagrams. Representing a state machine using a diagram helps us to discover complementary issues from visual information.

Suppose that there are two processes called p1 and p2, and that each state is represented as (queue: empty) (pc[p1]: rs) (pc[p2]: rs) (tmp[p1]: p1 empty) (tmp[p2]: empty) (initial state). In this case, it is represented as shown in the Figure 4.2 .

When SMGA is used for the state of (queue: empty) (pc[p1]: rs) (pc[p2]: rs) (pc[p3]: ms) (tmp[p1]: empty) (tmp[p2]: empty), it is represented as shown in the following Figure 4.3.

A brief description of the diagram with SMGA is given. Figure 4.1 shows the representation of processes p1 and p2 with circles. These processes are arranged in one of five sections: rs (Remainder Section), es (Enqueuing Section), ws (Waiting Section), ds (Dequeuing Section), and cs (Critical Sec-




Figure 4.1: Representing the rewriting rules using a figure(FQlock0)

tion). It is located in one of the following five sections.

Figure 4.5 shows the sections rs (Remainder Section), es (Enqueuing Section), ws (Waiting Section), ds (Dequeuing Section), and cs (Critical Section) with squares. There are cases in which processes are located in these sections, and cases in which none of the processes are located.

Figure 4.6 shows a hexagonal representation of queue. p1 and p2 values are held in queue.

The queue holds the values p1 and p2. If the value empty is held, the value is not displayed.

Figure 4.7 shows a hexagonal representation of tmp[p1], tmp[p2], and tmp[p3]. tmp[p1] and tmp[p2] hold the values of p1 and p2.

If the value of empty is retained, the value is not displayed.

4.1.3 Use of SMGA(FQlock0)

In this chapter, we will discuss how to use SMGA and finding characteristics visually. In the use of SMGA, two inputs are required: the design of the image and the input file.

The image design is user-generated and allows the user to develop an under-




Figure 4.2: Representation of a state machine in a diagram(FQlock0)




Figure 4.3: Visually representing the state machine using SMGA(FQlock0)

standing based on his or her design. The input file is generated by Maude. The input files are generated by Maude and play animations in SMGA. Various state machines are generated using Maude.

Figure 4.8 shows the states generated for (queue:q) (pc[p1]: l1) (pc[p2]: l2) (tmp[p1]: q1) (tmp[p2]: q2).

SMGA for Figure 4.8 is shown in Figure 4.9. By using SMGA, we can sort out where each process is located and what values are stored in queue, tmp[p1], and tmp[p2].

Figure 4.10 shows some states: in state 6, there are two processes in cs. This means that the FTAS protocol described in this chapter does not satisfy mutual exclusion.

By using SMGA, the following two characteristics can be inferred for FQlock0.

- (1) There are at most two processes in each section at the same time.
- (2) Mutual exclusion is not satisfied because two processes can exist simul-




Figure 4.4: A representation of the process using a figure(FQlock0)




Figure 4.5: A representation of the section using a figure(FQlock0)

taneously in cs.

These two characteristics are shown in Figure 4.11 to Figure 4.12 using SMGA.

4.1.4 Model Checking Using Maude(FQlock0)

In this chapter, we describe model checking using Maude, which allows us to examine the changes in all state machines from one state to another, as specified by the user. We will use an example to illustrate.

```
Maude> search [1] in FQLOCK0 : init =>* (pc[p1]: cs)
(pc[p2]: cs) S .
```

```
Solution 1 (state 33)
states: 34 rewrites: 66
S --> queue: (p2 empty) (tmp[p1]: p1 empty) tmp[p2]: p2 empty
```

The above command searches for the state “(pc[p1]: cs) (pc[p2]: cs) S .” from the conditions “init” in module “FQLOCK0”.

“Solution 1 (state 33)” indicates that the state “(pc[p1]: cs) (pc[p2]: cs) S .” exists in module “FQLOCK0” at state 33.

“S” is observer components. In this case, “S” is “queue: (p2 empty) (tmp[p1]: p1 empty) tmp[p2]: p2 empty”.




Figure 4.6: A representation of the queue using a figure(FQlock0)




Figure 4.7: Representation of tmp[p1] and tmp[p2] using figures(FQlock0)

As explained above, Maude can search for a user-specified state, and we can see that the FQlock0 process does not satisfy mutual exclusion because there are two or more processes in cs at the same time.

```
(1) Maude> search [1] in FQLOCK0 : init =>* (pc[p1]: rs)
(pc[p2]: rs) S .
```

```
Solution 1 (state 0)
states: 1 rewrites: 1
S --> queue: empty (tmp[p1]: empty) tmp[p2]: empty
```

```
(2) Maude> search [1] in FQLOCK0 : init =>* (pc[p1]: es)
(pc[p2]: es) S .
```

```
Solution 1 (state 3)
states: 4 rewrites: 7
S --> queue: empty (tmp[p1]: p1 empty) tmp[p2]: p2 empty
```

```
(3) Maude> search [1] in FQLOCK0 : init =>* (pc[p1]: ws)
(pc[p2]: ws) S .
```

```
Solution 1 (state 12)
states: 13 rewrites: 22
S --> queue: (p2 empty) (tmp[p1]: p1 empty) tmp[p2]: p2 empty
```

```
(4) Maude> search [1] in FQLOCK0 : init =>* (pc[p1]: cs)
(pc[p2]: cs) S .
```

```

###keys
queue pc[p1] pc[p2] tmp[p1] tmp[p2]

###textDisplay
queue:::REV::: _
tmp[p1]:::REV::: _
tmp[p2]:::REV::: _

###states
(queue: empty (pc[p1]: rs) (pc[p2]: rs) (tmp[p1]: empty) tmp[p2]: empty) ||
(queue: empty (pc[p1]: es) (pc[p2]: rs) (tmp[p1]: p1 empty) tmp[p2]: empty) ||
(queue: empty (pc[p1]: es) (pc[p2]: es) (tmp[p1]: p1 empty) tmp[p2]: p2 empty) ||
(queue: p2 empty (pc[p1]: es) (pc[p2]: ws) (tmp[p1]: p1 empty) tmp[p2]: p2 empty) ||
(queue: p2 empty (pc[p1]: es) (pc[p2]: cs) (tmp[p1]: p1 empty) tmp[p2]: p2 empty) ||
(queue: p1 empty (pc[p1]: ws) (pc[p2]: cs) (tmp[p1]: p1 empty) tmp[p2]: p2 empty) ||
(queue: p1 empty (pc[p1]: cs) (pc[p2]: cs) (tmp[p1]: p1 empty) tmp[p2]: p2 empty) ||
(queue: p1 empty (pc[p1]: ds) (pc[p2]: cs) (tmp[p1]: empty) tmp[p2]: p2 empty) ||
(queue: p1 empty (pc[p1]: ds) (pc[p2]: ds) (tmp[p1]: empty) tmp[p2]: empty) ||
(queue: empty (pc[p1]: rs) (pc[p2]: ds) (tmp[p1]: empty) tmp[p2]: empty) ||
(queue: empty (pc[p1]: rs) (pc[p2]: rs) (tmp[p1]: empty) tmp[p2]: empty) ||
(queue: empty (pc[p1]: rs) (pc[p2]: es) (tmp[p1]: empty) tmp[p2]: p2 empty) ||
(queue: p2 empty (pc[p1]: rs) (pc[p2]: ws) (tmp[p1]: empty) tmp[p2]: p2 empty) ||
(queue: p2 empty (pc[p1]: rs) (pc[p2]: cs) (tmp[p1]: empty) tmp[p2]: p2 empty) ||
(queue: p2 empty (pc[p1]: es) (pc[p2]: cs) (tmp[p1]: p2 p1 empty) tmp[p2]: p2 empty) ||
(queue: p2 p1 empty (pc[p1]: ws) (pc[p2]: cs) (tmp[p1]: p2 p1 empty) tmp[p2]: p2 empty) ||
(queue: p2 p1 empty (pc[p1]: ws) (pc[p2]: ds) (tmp[p1]: p2 p1 empty) tmp[p2]: p1 empty) ||
(queue: p1 empty (pc[p1]: ws) (pc[p2]: rs) (tmp[p1]: p2 p1 empty) tmp[p2]: p1 empty) ||
(queue: p1 empty (pc[p1]: ws) (pc[p2]: es) (tmp[p1]: p2 p1 empty) tmp[p2]: p1 p2 empty) ||
(queue: p1 p2 empty (pc[p1]: ws) (pc[p2]: ws) (tmp[p1]: p2 p1 empty) tmp[p2]: p1 p2 empty) ||
(queue: p1 p2 empty (pc[p1]: cs) (pc[p2]: ws) (tmp[p1]: p2 p1 empty) tmp[p2]: p1 p2 empty) ||
(queue: p1 p2 empty (pc[p1]: ds) (pc[p2]: ws) (tmp[p1]: p2 empty) tmp[p2]: p1 p2 empty) ||
(queue: p2 empty (pc[p1]: rs) (pc[p2]: ws) (tmp[p1]: p2 empty) tmp[p2]: p1 p2 empty) ||
(queue: p2 empty (pc[p1]: es) (pc[p2]: ws) (tmp[p1]: p2 p1 empty) tmp[p2]: p1 p2 empty)

```

Figure 4.8: Input files used in FQlock0

```

Solution 1 (state 33)
states: 34  rewrites: 66
S --> queue: (p2 empty) (tmp[p1]: p1 empty) tmp[p2]: p2 empty

```

```

(5) Maude> search [1] in FQLOCK0 : init =>* (pc[p1]: ds)
(pc[p2]: ds) S .

```

```

Solution 1 (state 59)
states: 60  rewrites: 113
S --> queue: (p2 empty) (tmp[p1]: empty) tmp[p2]: empty

```

The above commands((1) to (5)) show that p1 and p2 exist simultaneously in the sections rs, es, ws, cs, and ds in module “FQLOCK0”

Taking “(1)” as an example. The command searches for the state “(pc[p1]: rs) (pc[p2]: rs) S .” from the conditions “init” in module “FQLOCK0”.

“Solution 1 (state 1)” indicates that the state “(pc[p1]: rs) (pc[p2]: rs) S .” exists in module “FQLOCK0” at state 0.

“S”is observer components. In this case, “queue: empty (tmp[p1]: empty) tmp[p2]: empty ”.

The same explanation applies to (2) through (5).




Figure 4.9: Diagram showing the initial conditions using SMGA(FQlock0)

4.2 FQlock1: A protocol satisfies mutual exclusion

This chapter describes the flock1 protocol (a revision of FQlock0, which satisfy mutual exclusion). The queue can hold many processes in the order in which they are recorded. The standard functions of the queue are “enq”, “top”, and “deq”. “enq” is to hold processes in the queue. “top” can refer to the value held at the top of the queue. “deq” can remove the value held at the top of the queue. There are many processes, and they are placed under one of four labels: rs (Remainder Section), ws (Waiting Section), ds (Dequeuing Section), and cs (Critical Section). Initially, each process is placed in rs (Remainder Section), and no value is held in the queue. The pseudo code for FQlock1 is as follows:

```

Loop “Remainder Section”
  rs : queue := enq(queue,i);
  ws : repeat until top(queue) = i;
      “Critical Section”
  cs : tmpi := deq(queue);
  ds : queue := tmpi;

```




Figure 4.10: Visual representation of various state machines using SMGA(FQlock0)

4.2.1 Description of FQlock1 in Maude

In this chapter, we will use Maude to represent the FQlock1 protocol. Therefore, we will describe the code used in Maude. p1 and p2 are assumed to be two processes in Maude. Therefore, the state can be expressed as (pc[p1]: l1) (pc[p2]: l2) (queue:q) (tmp[p1]: q1) (tmp[p2]: q2).

- “pc” represents a process counter, and the types of values are rs, ws, ds, and cs.
- l1 and l2 take the value of one of rs, ws, ds, or cs.
- “p1” and “p2” represent process IDs.
- (tmp[p1]: q1) takes the value of the process ID in the q1 part.
- (queue: q) takes the value of the process ID in the q part.

In the initial state, l1 and l2 are rs and q, q1, and q2 are empty.




Figure 4.11: There are at most two processes in each section at the same time.

The state transitions of FQlock1 are specified in maude as the following four rewrite rules.

rl [eq] : (pc[I]: rs) (queue: Q)
=>(pc[I]: ws) (queue: enq(Q,I)) .

rl [wt] : (pc[I]: ws) (queue: (I Q))
=>(pc[I]: cs) (queue: (I Q)) .

rl [dq1] : (pc[I]: cs) (queue: Q) (tmp[I]: R)
=>(pc[I]: ds) (queue: Q) (tmp[I]: deq(Q)) .

rl [dq2] : (pc[I]: ds) (queue: Q) (tmp[I]: R)
=>(pc[I]: rs) (queue: R) (tmp[I]: R) .

“=>” indicates that the state changes to the arrow direction.

“rl[eq]” is used as an example. It means that “(pc[I]: rs) (queue: Q)” has been changed to “(pc[I]: ws) (queue: enq(Q,I))” by the rewrite rule “rl[eq]”. I represents the process ID in Maude; Q represents the value held in queue, which is the process ID or an empty value; R represents the value held in tmp[I], which is the process ID or an empty value.




Figure 4.12: Mutual exclusion is not satisfied because two processes can exist simultaneously in cs.

There are four rewriting rules: eq, wt, dq1, and dq2.
The four rewrite rules are explained below.

Rule 1 (eq): If process I exists in rs, and the content of the queue is Q, then process I exists in ws, and the content of the queue is enq(Q,I).

Rule 2 (wt): If process I exists in ws, and the content of the queue is (I,Q), then process I exists in cs, and the content of the queue is (I,Q).

Rule 3 (dq1): If process I exists in cs, the content of queue is Q, and the content of tmp is R, then process I exists in ds, the content of queue is Q, and the content of tmp is deq(Q).

Rule 4 (dq2): If process I exists in ds, and the content of queue is Q, and the content of tmp is R, then process I exists in rs, and the content of queue is R, and the content of tmp is R.

The rewriting rule is represented in the following Figure 4.13.

4.2.2 State Machine Representation(FQlock1)

In this chapter, we will explain how to represent state machines using diagrams. Representing a state machine using a diagram helps us to discover characteristics issues from visual information.




Figure 4.13: Representing the rewriting rules using a figure(FQlock1)

Suppose that there are two processes called p1 and p2, and that each state is represented as (queue: empty) (pc[p1]: rs) (pc[p2]: rs) (tmp[p1]: p1 empty) (tmp[p2]: empty) (initial state). In this case, it is represented as shown in the Figure 4.14.

When SMGA is used for the state of (queue: empty) (pc[p1]: rs) (pc[p2]: rs)




Figure 4.14: Representation of a state machine in a diagram(FQlock1)

(tmp[p1]: empty) (tmp[p2]: empty), it is represented as shown in the Figure 4.15.

A brief description of the diagram with SMGA is given. Figure 4.16 shows the representation of processes p1 and p2 with circles. These processes are arranged in one of five sections: rs (Remainder Section), ws (Waiting Section), ds (Dequeuing Section), and cs (Critical Section). It is located in one of the following five sections.

Figure 4.17 shows the sections rs (Remainder Section),ws (Waiting Section), ds (Dequeuing Section), and cs (Critical Section) with squares. There are cases in which processes are located in these sections, and cases in which none of the processes are located.




Figure 4.15: Representation of a state machine in a diagram(FQlock1)




Figure 4.16: A representation of the process using a figure(FQlock1)

Figure 4.18 shows a hexagonal representation of queue. $p1$ and $p2$ values are held in queue.

The queue holds the values $p1$ and $p2$. If the value empty is held, the value is not displayed.

Figure 4.19 shows a hexagonal representation of $tmp[p1]$, $tmp[p2]$. $tmp[p1]$ and $tmp[p2]$ hold the values of $p1$ and $p2$. If the value of empty is retained, the value is not displayed.

4.2.3 Use of SMGA(FQlock1)

In this chapter, we will discuss the use of SMGA and finding characteristics visually. In the use of SMGA, two inputs are required: the design of the image and the input file.

The image design is user-generated and allows the user to develop an understanding based on his or her design.

The input file is generated by Maude. The input files are generated by Maude and play animations in SMGA.

Various state machines are generated using Maude. Figure 4.20 shows the state generated for $(queue:q)$ $(pc[p1]: l1)$ $(pc[p2]: l2)$ $(tmp[p1]: q1)$ $(tmp[p2]: q2)$. SMGA for Figure 4.20 is shown in Figure 4.21.




Figure 4.17: A representation of the section using a figure(FQlock1)




Figure 4.18: A representation of the queue using a figure(FQlock1)

By using SMGA, we can sort out where each process is located and what values are stored in queue, tmp[p1], and tmp[p2].

Figure 4.22 shows some states. Since there is at most one process in cs, the FQlock1 protocol described in this chapter satisfies mutual exclusion.

By using SMGA, the following two characteristics can be inferred for FQlock1.

- (1) There is at most one process in cs.
- (2) There can be at most one process in ds.
- (3) Two processes can exist in rs and ws at the same time.

These three characteristics are shown in Figure 4.23 to Figure 4.25 using SMGA.

4.2.4 Model Checking Using Maude(FQlock1)

In this chapter, we describe model checking using Maude, which allows us to examine the changes in all state machines from one state to another, as specified by the user. We will use an example to illustrate.

```
Maude> search [1] in FQL0CK1 : init =>
* (pc[p1]: cs) (pc[p2]: cs) S .
```




Figure 4.19: Representation of tmp[p1] and tmp[p2] using figures(FQlock1)

No solution.

The above command searches for the state “(pc[p1]: cs) (pc[p2]: cs) S .” from the conditions “init” in module “FQLOCK1”.

“No solution” indicates that the state “(pc[p1]: cs) (pc[p2]: cs) S.” does not exist in module FQLOCK1.

As explained above, Maude can search for a user-specified state, and since there is at most one process in cs, we can see that the FQlock1 protocol satisfies mutual exclusion .

```
Maude> search [1] in FQLOCK1 : init =>
* (pc[p1]: ds) (pc[p2]: ds) S .
```

No solution.

The above command searches for the state “(pc[p1]: ds) (pc[p2]: ds) S .” from the conditions “init” in module “FQLOCK1”.

“No solution” indicates that the state “(pc[p1]: ds) (pc[p2]: ds) S.” does not exist in module FQLOCK1.

As explained above, Maude can search for a user-specified state, and it showed that there are no two processes in ds at the same time in the FQlock1 protocol.

```
Maude> search [1] in FQLOCK1 : init =>
* (pc[p1]: rs) (pc[p2]: rs) S .
```

Solution 1 (state 0)

```
S --> queue: empty (tmp[p1]: empty) tmp[p2]: empty
```

The above command searches for the state “(pc[p1]: rs) (pc[p2]: rs) S .” from the conditions “init” in module “FQLOCK1”.

“Solution 1 (state 0)” indicates that the state “(pc[p1]: rs) (pc[p2]: rs) S .” exists in module “FQLOCK1” at state 0.

The above explanation shows that two processes can exist simultaneously in rs.

```
Maude> search [1] in FQLOCK1 : init =>
* (pc[p1]: ws) (pc[p2]: ws) S .
```

```

###keys
queue pc[p1] pc[p2] tmp[p1] tmp[p2]

###textDisplay
queue:::REV:::_
tmp[p1]:::REV:::_
tmp[p2]:::REV:::_

###states
(queue: empty (pc[p1]: rs) (pc[p2]: rs) (tmp[p1]: empty) tmp[p2]: empty) ||
(queue: p2 empty (pc[p1]: rs) (pc[p2]: ws) (tmp[p1]: empty) tmp[p2]: empty) ||
(queue: p2 empty (pc[p1]: rs) (pc[p2]: cs) (tmp[p1]: empty) tmp[p2]: empty) ||
(queue: p2 p1 empty (pc[p1]: ws) (pc[p2]: cs) (tmp[p1]: empty) tmp[p2]: empty) ||
(queue: p2 p1 empty (pc[p1]: ws) (pc[p2]: ds) (tmp[p1]: empty) tmp[p2]: p1 empty) ||
(queue: p1 empty (pc[p1]: ws) (pc[p2]: rs) (tmp[p1]: empty) tmp[p2]: p1 empty) ||
(queue: p1 p2 empty (pc[p1]: ws) (pc[p2]: ws) (tmp[p1]: empty) tmp[p2]: p1 empty) ||
(queue: p1 p2 empty (pc[p1]: cs) (pc[p2]: ws) (tmp[p1]: empty) tmp[p2]: p1 empty) ||
(queue: p1 p2 empty (pc[p1]: ds) (pc[p2]: ws) (tmp[p1]: p2 empty) tmp[p2]: p1 empty) ||
(queue: p2 empty (pc[p1]: rs) (pc[p2]: ws) (tmp[p1]: p2 empty) tmp[p2]: p1 empty) ||
(queue: p2 empty (pc[p1]: rs) (pc[p2]: cs) (tmp[p1]: p2 empty) tmp[p2]: p1 empty) ||
(queue: p2 p1 empty (pc[p1]: ws) (pc[p2]: cs) (tmp[p1]: p2 empty) tmp[p2]: p1 empty) ||
(queue: p2 p1 empty (pc[p1]: ws) (pc[p2]: ds) (tmp[p1]: p2 empty) tmp[p2]: p1 empty) ||
(queue: p1 empty (pc[p1]: ws) (pc[p2]: rs) (tmp[p1]: p2 empty) tmp[p2]: p1 empty) ||
(queue: p1 empty (pc[p1]: cs) (pc[p2]: rs) (tmp[p1]: p2 empty) tmp[p2]: p1 empty) ||
(queue: p1 empty (pc[p1]: ds) (pc[p2]: rs) (tmp[p1]: empty) tmp[p2]: p1 empty) ||
(queue: empty (pc[p1]: rs) (pc[p2]: rs) (tmp[p1]: empty) tmp[p2]: p1 empty) ||
(queue: p2 empty (pc[p1]: rs) (pc[p2]: ws) (tmp[p1]: empty) tmp[p2]: p1 empty) ||
(queue: p2 empty (pc[p1]: rs) (pc[p2]: cs) (tmp[p1]: empty) tmp[p2]: p1 empty) ||
(queue: p2 p1 empty (pc[p1]: ws) (pc[p2]: cs) (tmp[p1]: empty) tmp[p2]: p1 empty) ||
(queue: p2 p1 empty (pc[p1]: ws) (pc[p2]: ds) (tmp[p1]: empty) tmp[p2]: p1 empty) ||
(queue: p1 empty (pc[p1]: ws) (pc[p2]: rs) (tmp[p1]: empty) tmp[p2]: p1 empty) ||
(queue: p1 p2 empty (pc[p1]: ws) (pc[p2]: ws) (tmp[p1]: empty) tmp[p2]: p1 empty) ||
(queue: p1 p2 empty (pc[p1]: cs) (pc[p2]: ws) (tmp[p1]: empty) tmp[p2]: p1 empty) ||
(queue: p1 p2 empty (pc[p1]: ds) (pc[p2]: ws) (tmp[p1]: p2 empty) tmp[p2]: p1 empty) ||
(queue: p2 empty (pc[p1]: rs) (pc[p2]: ws) (tmp[p1]: p2 empty) tmp[p2]: p1 empty) ||
(queue: p2 empty (pc[p1]: rs) (pc[p2]: cs) (tmp[p1]: p2 empty) tmp[p2]: p1 empty) ||
(queue: p2 empty (pc[p1]: rs) (pc[p2]: ds) (tmp[p1]: p2 empty) tmp[p2]: p1 empty) ||
(queue: p2 p1 empty (pc[p1]: ws) (pc[p2]: ds) (tmp[p1]: p2 empty) tmp[p2]: empty) ||
(queue: empty (pc[p1]: ws) (pc[p2]: rs) (tmp[p1]: p2 empty) tmp[p2]: empty) ||
(queue: p2 empty (pc[p1]: ws) (pc[p2]: ws) (tmp[p1]: p2 empty) tmp[p2]: empty) ||
(queue: p2 empty (pc[p1]: ws) (pc[p2]: cs) (tmp[p1]: p2 empty) tmp[p2]: empty) ||
(queue: p2 empty (pc[p1]: ws) (pc[p2]: ds) (tmp[p1]: p2 empty) tmp[p2]: empty) ||
(queue: empty (pc[p1]: ws) (pc[p2]: rs) (tmp[p1]: p2 empty) tmp[p2]: empty) ||
(queue: p2 empty (pc[p1]: ws) (pc[p2]: ws) (tmp[p1]: p2 empty) tmp[p2]: empty) ||
(queue: p2 empty (pc[p1]: ws) (pc[p2]: cs) (tmp[p1]: p2 empty) tmp[p2]: empty) ||
(queue: p2 empty (pc[p1]: ws) (pc[p2]: ds) (tmp[p1]: p2 empty) tmp[p2]: empty) ||
(queue: empty (pc[p1]: ws) (pc[p2]: rs) (tmp[p1]: p2 empty) tmp[p2]: empty) ||
(queue: p2 empty (pc[p1]: ws) (pc[p2]: ws) (tmp[p1]: p2 empty) tmp[p2]: empty) ||

```

Figure 4.20: Input files used in FQlock1

Solution 1 (state 3)

S --> queue: (p1 p2 empty) (tmp[p1]: empty) tmp[p2]: empty

The above command searches for the state “(pc[p1]: rs) (pc[p2]: rs) S .” from the conditions “init” in module “FQLOCK1”.

“Solution 1 (state 3)” indicates that the state “(pc[p1]: ws) (pc[p2]: ws) S .” exists “FQLOCK1” at state 3.

The above explanation shows that two processes can exist simultaneously in ws.

4.3 Qlock: A protocol satisfies mutual exclusion

This chapter describes the Qlock protocol (a revision of FQlock0, which satisfies mutual exclusion). queue can hold many processes in the order in which they are recorded. The standard functions of queue are “enq”, “top”,




Figure 4.21: Diagram showing the initial conditions using SMGA(FQlock1)

and “deq”. The standard functions of queue are “enq”, “top”, and “deq”. “enq” is to hold processes in queue. “top” can refer to the value held at the top of the queue. “deq” can remove the value held at the top of the queue. There are multiple processes, and they are placed under one of five labels: rs (Remainder Section), es (Enqueuing Section), ws (Waiting Section), ds (Dequeuing Section), and cs (Critical Section). (Critical Section). Initially, each process is placed in rs (Remainder Section), and no value is held in the queue. The pseudo code for Qlock is as follows.

Loop: “Remainder Section”

rs : enq(queue,i);

ws : repeat until top(queue) = i;

“Critical Section”

cs : deq(queue);

4.3.1 Description of Qlock in Maude

In this chapter, we will use Maude to represent the Qlock protocol. Therefore, we will describe the code used in Maude. p1 and p2 are assumed to be two processes in Maude. In Maude, we assume that there are two processes called p1 and p2, and the state can be expressed as (pc[p1]: l1) (pc[p2]: l2) (queue:q).

- “pc[]” represents a process counter, and the value is rs, ws, or cs.
- “l1” and “l2” take the value of one of rs, ws, or cs.

- “p1” and “p2” represent process IDs.
- “q” represent process IDs and empty.
- (queue: q) takes the value of the process ID in the “q” part.

In the initial state, l1 and l2 are rs and q is empty.

The state transitions of Qlock are specified in maude as the following five rewrite rules.

```

rl [eq] : (pc[I]: rs) (queue: Q) => (pc[I]: ws) (queue: enq(Q,I)) .
rl [wt] : (pc[I]: ws) (queue: (I Q)) => (pc[I]: cs) (queue: (I Q)) .
rl [dq] : (pc[I]: cs) (queue: Q) => (pc[I]: rs) (queue: deq(Q)) .

```

“=>” indicates that the state changes to the arrow direction.

“rl[eq]” is used as an example. It means that “(pc[I]: rs) (queue: Q)” has been changed to “(pc[I]: ws) (queue: enq(Q,I))” by the rewrite rule “rl[eq]”. The “I” represents the process ID in Maude; “Q” represents the value held in the queue, which can be a process ID or an empty value.

There are three rewriting rules: eq, wt, and dq.

The following is an explanation of the three rewriting rules.

Rule 1 (eq): If process I exists in rs and the content of the queue is Q, then process I exists in ws and the content of the queue is enq(Q,I).

Rule 2 (wt): If process I exists in ws, and the content of the queue is (I,Q), then process I exists in cs, and the content of the queue is (I,Q).

Rule 3 (dq1): If process I exists in cs and the content of the queue is Q, then process I exists in rs and the content of the queue is deq(Q).

The following is the Figure 4.26 of the rewriting rules.

4.3.2 State Machine Representation(Qlock)

In this chapter, we describe how to represent state machines using diagrams. Representing a state machine using a diagram helps to discover complementary issues from visual information.

Suppose that there are two processes called p1 and p2, and that each state is represented as (queue: empty) (pc[p1]: rs) (pc[p2]: rs). In this case, it is represented as shown in the Figure 4.27.

When SMGA is used for the state of (queue: empty) (pc[p1]: rs) (pc[p2]: rs), it is represented as shown in the following Figure 4.28.

A brief description of the diagram using SMGA is given. The Figure 4.29 uses circles to represent processes p1 and p2. These processes are arranged in one of three sections: rs (Remainder Section), ws (Waiting Section), and cs (Critical Section).

The Figure 4.30 uses squares to represent the sections rs (Remainder Section), ws (Waiting Section), and cs (Critical Section). There are cases in which processes are located in these sections, and cases in which none of the processes are located.

The Figure 4.31 shows a pentagon representation of a queue. p1 and p2 values are stored in the queue. The queue holds the values p1 and p2. If the value empty is held, the value is not displayed.

4.3.3 Use of SMGA(Qlock)

In this chapter, we will discuss the use of SMGA and finding characteristics visually. In using SMGA, two inputs are required: the image design and the input file.

The image design is user-generated and allows the user to develop an understanding based on his or her design. The input file is generated by Maude. The input files are generated by Maude and play animations in SMGA.

Various state machines are generated using Maude. Figure 4.32 shows the state generated for (queue:q) (pc[p1]: l1) (pc[p2]: l2).

Using SMGA for Figure 4.32, the following Figure 4.33 is obtained.

By using SMGA, we can organize where each process is located and what values are stored in queue.

In state 0, there are two processes in rs.

Figure 4.34 shows some states: since there is at most one process in cs, the Qlock protocol described in this chapter satisfies mutual exclusion.

By using SMGA, the following three characteristics can be inferred about Qlock.

- (1) There can be at most one process in cs.
- (2) There can be two processes in rs and ws at the same time.
- (3) When a process exists in rs, the value of that process does not exist in queue.

These three characteristics are shown in Figure 4.35 to Figure 4.37 using SMGA.

4.3.4 Model Checking Using Maude(Qlock)

In this chapter, we describe model checking using Maude, which allows us to examine the changes in all state machines from one state to another, as specified by the user.

We will use an example to illustrate.

```
Maude> search [1] in QLOCK : init =>* (pc[p1]: cs) (pc[p2]: cs) S .
```

No solution.

The above command searches for the state “(pc[p1]: cs) (pc[p2]: cs)” from the conditions “init” in module “QLOCK”.

“No solution.” indicates that the state “(pc[p1]: cs) (pc[p2]: cs)” does not exist in module “Qlock”.

As explained above, Maude is able to search for user-specified states, and since there is at most one process in cs, we can see that the Qlock protocol satisfies mutual exclusion.

```
Maude> search [1] in QLOCK : init =>* (pc[p1]: rs) (pc[p2]: rs) S .
```

```
Solution 1 (state 0)
states: 1  rewrites: 1
S --> queue: empty
```

The above command searches for the state of “(pc[p1]: rs) (pc[p2]: rs) S” from the conditions “init” in module “QLOCK”.

“Solution 1 (state 0)” indicates that the state “(pc[p1]: rs) (pc[p2]: rs) S .” exists in module “QLOCK” at state 0.

“S ->queue: empty” represents the observer component.

```
Maude> search [1] in QLOCK : init =>* (pc[p1]: ws) (pc[p2]: ws) S .
```

```
Solution 1 (state 3)
states: 4  rewrites: 8
S --> queue: (p1 p2 empty)
```

The above command searches for the state “(pc[p1]: ws) (pc[p2]: ws) S” from the conditions “init” in module “QLOCK”.

“Solution 1(state 3)” indicates that the state “(pc[p1]: ws) (pc[p2]: ws) S” exists in module “QLOCK” at state 3.

S ->queue: empty” represents the observer component.

As explained above, by using Maude, we can check that there are two processes in rs and ws in the Qlock protocol.

```
Maude> search [1] in QLOCK : init =>* (pc[p1]: rs) (pc[p2]: ws) S .
```

```
Solution 1 (state 2)
states: 3  rewrites: 5
S --> queue: (p2 empty)
```

The above command searches for the state of “(pc[p1]: rs) (pc[p2]: ws) S” from the conditions “init” in module “Qlock”.

“Solution 1 (state2)” indicates that the state “(pc[p1]: rs) (pc[p2]: ws) S” exists in module “QLOCK” at state 2.

“S -->queue: (p2 empty)” represents the observer component.

At this time, “(p2 empty)” represents the content of the queue, and the value of p1, which exists in rs, is not retained.

The following results((1) to (3)) show various patterns in which one or more processes among p1 and p2 exist in rs.

```
(1) Maude> search [1] in QLOCK : init =>* (pc[p1]: rs)
(pc[p2]: cs) S .
```

```
Solution 1 (state 6)
states: 7  rewrites: 13
S --> queue: (p2 empty)
```

```
(2) Maude> search [1] in QLOCK : init =>* (pc[p1]: ws)
(pc[p2]: rs) S .
```

```
Solution 1 (state 1)
states: 2  rewrites: 3
S --> queue: (p1 empty)
```

```
(3) Maude> search [1] in QLOCK : init =>* (pc[p1]: cs)
(pc[p2]: rs) S .
```

```
Solution 1 (state 4)
states: 5  rewrites: 9
S --> queue: (p1 empty)
```

As you can see in the above results when a process exists in rs, the value of that process does not exist in the queue.




Figure 4.22: Visual representation of various state machines using SMGA(FQlock1)




Figure 4.23: It indicates that there is at most one process in cs.




Figure 4.24: It indicates that there is at most one process in ds.




Figure 4.25: It shows that two processes can exist simultaneously in rs and ws.




Figure 4.26: Representing the rewriting rules using a figure Qlock




Figure 4.27: Representation of a state machine in a diagram(Qlock)




Figure 4.28: Visually representing the state machine using SMGA(Qlock)




Figure 4.29: A representation of the process using a figure(Qlock)




Figure 4.30: A representation of the section using a figure(Qlock)




Figure 4.31: A representation of the queue using a figure(Qlock)

```

####keys
queue pc[p1] pc[p2]

####textDisplay
queue:::REV:::_ _

####states
(queue: empty (pc[p1]: rs) (pc[p2]: rs) ||
(queue: (p1 empty) (pc[p1]: ws) pc[p2]: rs) ||
(queue: (p1 empty) (pc[p1]: cs) pc[p2]: rs) ||
(queue: empty (pc[p1]: rs) pc[p2]: rs) ||
(queue: (p2 empty) (pc[p1]: rs) pc[p2]: ws) ||
(queue: (p2 empty) (pc[p1]: rs) pc[p2]: cs) ||
(queue: (p2 p1 empty) (pc[p1]: ws) pc[p2]: cs) ||
(queue: (p1 empty) (pc[p1]: ws) pc[p2]: rs) ||
(queue: (p1 empty) (pc[p1]: cs) pc[p2]: rs) ||
(queue: empty (pc[p1]: rs) pc[p2]: rs) ||
(queue: (p2 empty) (pc[p1]: rs) pc[p2]: ws) ||
(queue: (p2 p1 empty) (pc[p1]: ws) pc[p2]: ws) ||
(queue: (p2 p1 empty) (pc[p1]: ws) pc[p2]: cs) ||
(queue: (p1 empty) (pc[p1]: ws) pc[p2]: rs) ||
(queue: (p1 empty) (pc[p1]: cs) pc[p2]: rs) ||
(queue: empty (pc[p1]: rs) pc[p2]: rs) ||
(queue: (p2 empty) (pc[p1]: rs) pc[p2]: ws) ||
(queue: (p2 empty) (pc[p1]: rs) pc[p2]: cs) ||
(queue: empty (pc[p1]: rs) pc[p2]: rs) ||
(queue: (p2 empty) (pc[p1]: rs) pc[p2]: ws) ||
(queue: (p2 p1 empty) (pc[p1]: ws) pc[p2]: ws) ||
(queue: (p2 p1 empty) (pc[p1]: ws) pc[p2]: cs) ||
(queue: (p1 empty) (pc[p1]: ws) pc[p2]: rs) ||
(queue: (p1 empty) (pc[p1]: cs) pc[p2]: rs) ||
(queue: (p1 p2 empty) (pc[p1]: cs) pc[p2]: ws) ||
(queue: (p2 empty) (pc[p1]: rs) pc[p2]: ws) ||
(queue: (p2 empty) (pc[p1]: rs) pc[p2]: cs) ||

```

Figure 4.32: Input files used in Qlock




Figure 4.33: Diagram showing the initial conditions using SMGA(Qlock)




Figure 4.34: Visual representation of various state machines using SMGA (Qlock)




Figure 4.35: Indicates that there can be at most one process in cs.




Figure 4.36: It shows that two processes can exist simultaneously in rs and ws.




Figure 4.37: When a process exists in rs, it means that the value of the process does not exist in queue.

Chapter 5

Anderson Mutual Exclusion Protocol

In this chapter, we describe the Anderson protocol. In this chapter, we describe the Anderson protocol, where “next” and “array” are variables shared by processes, and “place[i]” is a natural number of variables given to process i. The Anderson protocol is described as follows.

Loop: “Remainder Section”

```
rs : place[i] := fetch&incmode(next,N);  
ws : repeat until array[place[i]];  
    “Critical Section”  
cs : array[place[i]], array[(place[i]+1) % N] := false,true;
```

The fetch&incmode function is shown as below:

```
fetch & incmode(next,N){  
    temp := next;  
    next := (next + 1) % N;  
    return temp;}  

```

In the protocol, there is an atomic operation called fetch&incmode. There are many processes, and they are placed in one of three labels: rs (Remainder Section), ws (Waiting Section), or cs (Critical Section). When there are N processes, place[i] is given to N, and i takes the value of {0, 1...N-1}. Also, place[i] takes the value of {0, 1...N-1}. Similarly, length of array[place[i]] is given as N, where i takes the value {0, 1...N-1}. array[place[i]] is a Boolean variable and takes the values “true” and “false”. “next” takes the value of {0, 1...N-1}.

fetch&incmode(x,n) is executed for a variable x and a constant n with the

type of natural numbers as follows.

$t := x; x := (x + 1) \% n; \text{return } t$

5.1 Description of Anderson in Maude

In this chapter, we will use Maude to represent the Anderson protocol. Therefore, we will explain the code used in Maude. The Anderson protocol treated in this chapter assumes that there are three processes called p1, p2, and p3 in Maude. Thus, the states can be expressed as (pc[p1]: l1) (pc[p2]: l2) (pc[p3]: l3) (next: x) (array[0]: B1) (array[1]: B2) (array[2]: B3) (place[p1]: x1) (place[p2]: x2) (place[p3]: x3) can be expressed as follows.

The “pc[]” represents a process counter, and the value types are rs, ws, and cs.

- “l1”, “l2”, and “l3” take the value of one of rs, ws, and cs.
- “p1”, “p2”, and “p3” represent the IDs of processes.
- (next: x) takes one of the values 0, 1, or 2 for the x part.
- “(array[0]: B1)”, B1 is a Boolean variable and takes the value of “true” or “false”. In the same way, (array[1]: B2) (array[2]: B3) takes the value of “true” or “false” for the B2 and B3 parts.
- “(place[p1]: x1)” will take one of the values 0, 1, or 2 for the x1 part. (place[p2]: x2) (place[p3]: x3) similarly takes one of the values “0”, “1”, or “2” for the x2 and x3 parts.

In the initial state, l1, l2, and l3 are rs; x, x1, x2, and x3 take the value of 0, B1 is “true”, B2 and B3 are “false”.

The state transitions in the Anderson protocol are specified in Maude as the following three rewrite rules.

```

rl [want] : (pc[I]: rs) (place[I]: N1) (next: N2) OCs =>
    (pc[I]: ws) (place[I]: N2) (next: ((N2 + 1) rem N)) OCs .
rl [try] : (pc[I]: ws) (array[N1]: true) (place[I]: N1) OCs =>
    (pc[I]: cs) (array[N1]: true) (place[I]: N1) OCs .
crl [exit] : (pc[I]: cs) (array[N1]: B) (array[N2]: B1) (place[I]: N1) OCs =>
    (pc[I]: rs) (array[N1]: false) (array[N2]: true) (place[I]: N1) OCs
    if ( N2 == ((N1 + 1) rem N)) .

```

“=>” indicates a change in state in the direction of the arrow.

“rl[want]” is an example. It means that “(pc[I]: rs) (place[I]: N1) (next: N2) OCs” has been changed to “(pc[I]: ws) (place[I]: N2) (next: ((N2 + 1) rem N)) OCs”.

N)) OCs .“by the rewriting rule “rl[eq1]”.

I represents the process ID in Maude. N1 represents the value held in place[I], which takes the value 0, 1...N-1 if the number of processes is N. N2 represents the value held in next, which takes the value 0, 1...N-1 if the number of processes is N. array[N1] and array[N2] are Boolean variables. array[N1] and array[N2] are Boolean variables, and B and B1 take the values “true” or “false”.

There are three rewriting rules: want, try, and exit. Three rewriting rules are explained below:

Rule 1 (want): If process I exists in rs, and the content of place[I] is N1, and the content of next is N2, then process I exists in ws, and the content of place[I] is N1, and the content of next is $((N2 + 1) \text{ rem } N)$.

Rule 2 (try): If process I exists in ws, and the content of array[N1] is true, and the content of place[I] is N1, then process I exists in cs, and the content is N1.

Rule 3 (exit): If process I exists in cs, and the contents of array[N1] are B, the contents of array[N2] are B2, and the contents of place[I] are N1, then process I exists in rs, and the contents of array[N1] are false, the contents of array[N2] are true, and the contents of place[I] are N1. The content of place[I] is N1.

Figure 5.1 shows the state transition diagram.




Figure 5.1: Representing rewrite rules using diagrams

5.2 State Machine Representation(Anderson)

In this chapter, we describe how to represent state machines using diagrams. Representing a state machine using a diagram helps to discover characteristics issues from visual information.

There are three processes called p1, p2, and p3, and each state is represented as (pc[p1]: rs) (pc[p2]: rs) (pc[p3]: rs) (next: 0) (array[0]: true) (array[1]: false) (array[2]: false) (place[p1]: 0) (place[p2]: 0) (place[p3]: 0) (all is an initial state). In this case, it is represented as shown in the Figure 5.2.

When SMGA is used for the state (pc[p1]: rs) (pc[p2]: rs) (pc[p3]: rs) (next:

```

next: 1
pc[p1]:  rs      pc[p2]:  rs      pc[p3]:  rs
array[0]: true   array[1]: false   array[2]: false
place[p1]: 0     place[p2]: 0     place[p3]: 0

```

Figure 5.2: Representing state machines using diagrams

0) (array[0]: true) (array[1]: false) (array[2]: false) (place[p1]: 0) (place[p2]: 0) (place[p3]: 0), it is represented as shown in the Figure 5.3.

A brief description of the diagram with SMGA is given.




Figure 5.3: Using SMGA to visually represent state machines

Figure 5.4. shows the representation of processes p1, p2, and p3 with circles. These processes are arranged in one of three sections: rs (Remainder Section), ws (Waiting Section), and cs (Critical Section).

Figure 5.5 uses squares to represent the sections rs (Remainder Section), ws



Figure 5.4: Use figures to represent processes.

(Waiting Section), and cs (Critical Section). There are cases in which processes are located in these sections, and cases in which none of the processes are located.

Figure 5.6 shows the representation of place[p1], place[p2], and place[p3]




Figure 5.5: Use figures to represent sections.

using squares. Figure 5.6 shows the state of (place[p1]: 0) (place[p2]: 0) (place[p3]: 0). For place[p1], the states of (place[p1]: 1) and (place[p1]: 2) are shown in the Figure 5.7 . place[p2] and place[p3] have the same form.



Figure 5.6: Representation of place[p1],place[p2],place[p3] using figures

Figure 5.8 shows the representation of next as a rectangle. From left to right in Figure 5.8, the states (next: 0), (next: 1), and (next: 2) are represented.

Figure 5.9 shows a square representation of array. The states in Figure 5.9 represent (array[0]: true) (array[1]: false) (array[2]: false), and when array is “true”, it is indicated by a red square.




Figure 5.7: Represent (place[p1]: 1) and (place[p1]: 2) using a figure.




Figure 5.8: Represent (next: 0), (next: 1), and (next: 2) using a diagram

Figure 5.10 shows, from left to right, the states (array[0]: false) (array[1]: true) (array[2]: false) and (array[0]: false) (array[1]: false) (array[2]: true).




Figure 5.9: Using a figure to represent (array[0]: true) (array[1]: false) (array[2]: false)

5.3 Use of SMGA(Anderson)

In this chapter, we will discuss the use of SMGA and finding characteristics visually. In using SMGA, two inputs are required: the image design and the input file.

The image design is user-generated and allows the user to develop an understanding based on his or her design. The input file is generated by Maude. The input files are generated by Maude and play animations in SMGA.

Various state machines are generated using Maude. Figure 5.11 shows the generated state machines for (pc[p1]: l1) (pc[p2]: l2) (pc[p3]: l3) (next: x) (array[0]: B1) (array[1]: B2) (array[2]: B3) (place[p1]: x1) (place[p2]: x2) (place[p3]: x3).

Figure 5.12 shows the SMGA of Figure 5.11. By using SMGA, we can organize where each process is located and what values are stored in “next”, “array”, and “place”.

In state 0, there are three processes in rs.




Figure 5.10: Use the figure to represent (array[0]: false) (array[1]: true) (array[2]: false) and (array[0]: false) (array[1]: false) (array[2]: true)

```

####keys
next array[0] array[1] array[2] place[p1] place[p2] place[p3] pc[p1] pc[p2] pc[p3]
####textDisplay
####states
(next: 0 (array[0]: true) (array[1]: false) (array[2]: false) (place[p1]: 0) (place[p2]: 0) (place[p3]: 0) (pc[p1]: rs) (pc[p2]: rs) (pc[p3]: rs)
(next: 1 (array[0]: true) (array[1]: false) (array[2]: false) (place[p1]: 0) (place[p2]: 0) (place[p3]: 0) (pc[p1]: rs) (pc[p2]: ws) (pc[p3]: rs)
(next: 2 (array[0]: true) (array[1]: false) (array[2]: false) (place[p1]: 0) (place[p2]: 0) (place[p3]: 1) (pc[p1]: rs) (pc[p2]: ws) (pc[p3]: ws)
(next: 2 (array[0]: true) (array[1]: false) (array[2]: false) (place[p1]: 0) (place[p2]: 0) (place[p3]: 1) (pc[p1]: rs) (pc[p2]: cs) (pc[p3]: ws)
(next: 2 (array[0]: false) (array[1]: true) (array[2]: false) (place[p1]: 0) (place[p2]: 0) (place[p3]: 1) (pc[p1]: rs) (pc[p2]: rs) (pc[p3]: ws)
(next: 0 (array[0]: false) (array[1]: true) (array[2]: false) (place[p1]: 0) (place[p2]: 2) (place[p3]: 1) (pc[p1]: rs) (pc[p2]: ws) (pc[p3]: ws)
(next: 0 (array[0]: false) (array[1]: true) (array[2]: false) (place[p1]: 0) (place[p2]: 2) (place[p3]: 1) (pc[p1]: rs) (pc[p2]: ws) (pc[p3]: cs)
(next: 1 (array[0]: false) (array[1]: true) (array[2]: false) (place[p1]: 0) (place[p2]: 2) (place[p3]: 1) (pc[p1]: ws) (pc[p2]: ws) (pc[p3]: cs)
(next: 1 (array[0]: false) (array[1]: false) (array[2]: true) (place[p1]: 0) (place[p2]: 2) (place[p3]: 1) (pc[p1]: ws) (pc[p2]: ws) (pc[p3]: rs)
(next: 1 (array[0]: false) (array[1]: false) (array[2]: true) (place[p1]: 0) (place[p2]: 2) (place[p3]: 1) (pc[p1]: ws) (pc[p2]: cs) (pc[p3]: rs)
(next: 2 (array[0]: false) (array[1]: false) (array[2]: true) (place[p1]: 0) (place[p2]: 2) (place[p3]: 1) (pc[p1]: ws) (pc[p2]: cs) (pc[p3]: ws)
(next: 2 (array[0]: true) (array[1]: false) (array[2]: false) (place[p1]: 0) (place[p2]: 2) (place[p3]: 1) (pc[p1]: ws) (pc[p2]: rs) (pc[p3]: ws)
(next: 2 (array[0]: true) (array[1]: false) (array[2]: false) (place[p1]: 0) (place[p2]: 2) (place[p3]: 1) (pc[p1]: cs) (pc[p2]: rs) (pc[p3]: cs)
(next: 2 (array[0]: true) (array[1]: false) (array[2]: false) (place[p1]: 0) (place[p2]: 2) (place[p3]: 1) (pc[p1]: cs) (pc[p2]: ws) (pc[p3]: ws)
(next: 0 (array[0]: true) (array[1]: false) (array[2]: false) (place[p1]: 0) (place[p2]: 2) (place[p3]: 1) (pc[p1]: cs) (pc[p2]: ws) (pc[p3]: cs)
(next: 0 (array[0]: false) (array[1]: true) (array[2]: false) (place[p1]: 0) (place[p2]: 2) (place[p3]: 1) (pc[p1]: rs) (pc[p2]: ws) (pc[p3]: cs)
(next: 1 (array[0]: false) (array[1]: true) (array[2]: false) (place[p1]: 0) (place[p2]: 2) (place[p3]: 1) (pc[p1]: ws) (pc[p2]: ws) (pc[p3]: rs)
(next: 1 (array[0]: false) (array[1]: false) (array[2]: true) (place[p1]: 0) (place[p2]: 2) (place[p3]: 1) (pc[p1]: ws) (pc[p2]: ws) (pc[p3]: rs)
(next: 1 (array[0]: false) (array[1]: false) (array[2]: true) (place[p1]: 0) (place[p2]: 2) (place[p3]: 1) (pc[p1]: ws) (pc[p2]: cs) (pc[p3]: rs)
(next: 1 (array[0]: true) (array[1]: false) (array[2]: false) (place[p1]: 0) (place[p2]: 2) (place[p3]: 1) (pc[p1]: ws) (pc[p2]: rs) (pc[p3]: rs)
(next: 1 (array[0]: true) (array[1]: false) (array[2]: false) (place[p1]: 0) (place[p2]: 2) (place[p3]: 1) (pc[p1]: cs) (pc[p2]: rs) (pc[p3]: rs)
(next: 2 (array[0]: true) (array[1]: false) (array[2]: false) (place[p1]: 0) (place[p2]: 1) (place[p3]: 2) (pc[p1]: cs) (pc[p2]: ws) (pc[p3]: rs)
(next: 0 (array[0]: true) (array[1]: false) (array[2]: false) (place[p1]: 0) (place[p2]: 1) (place[p3]: 2) (pc[p1]: cs) (pc[p2]: ws) (pc[p3]: ws)
(next: 0 (array[0]: false) (array[1]: true) (array[2]: false) (place[p1]: 0) (place[p2]: 1) (place[p3]: 2) (pc[p1]: rs) (pc[p2]: ws) (pc[p3]: ws)
(next: 0 (array[0]: false) (array[1]: true) (array[2]: false) (place[p1]: 0) (place[p2]: 1) (place[p3]: 2) (pc[p1]: rs) (pc[p2]: cs) (pc[p3]: ws)
(next: 0 (array[0]: false) (array[1]: false) (array[2]: true) (place[p1]: 0) (place[p2]: 1) (place[p3]: 2) (pc[p1]: rs) (pc[p2]: rs) (pc[p3]: ws)
(next: 0 (array[0]: false) (array[1]: false) (array[2]: true) (place[p1]: 0) (place[p2]: 1) (place[p3]: 2) (pc[p1]: rs) (pc[p2]: rs) (pc[p3]: cs)
(next: 1 (array[0]: false) (array[1]: false) (array[2]: true) (place[p1]: 0) (place[p2]: 1) (place[p3]: 2) (pc[p1]: ws) (pc[p2]: rs) (pc[p3]: cs)

```

Figure 5.11: Input files used in Anderson

Figure 5.13 shows the various states; given that there is at most one process in cs, the Anderson protocol described in this chapter satisfies mutual exclusion.

By using Figure 5.13 and SMGA, we can infer the following three characteristics about the Anderson protocol.

- (1) There is at most one process in cs.
- (2) The number of processes does not increase during the execution of the protocol.
- (3) There is only one process that takes the value “true” in all arrays.

5.4 Model Checking Using Maude(Anderson)

In this chapter, we describe model checking using Maude, which allows us to examine the changes in all state machines from one state to another, as specified by the user. We will use an example to illustrate.

```
Maude> search [1] in ANDERSON : init =>* {(pc[I:Pid]: cs)}
```




Figure 5.12: Diagram showing the initial conditions using SMGA(Anderson)

$(pc[J:Pid]: cs) (pc[K:Pid]: rs) OCs \}$.

No solution.

The above command searches for the state of “ $\{(pc[I:Pid]: cs) (pc[J:Pid]: cs) (pc[K:Pid]: rs) OCs \}$.” from the conditions “init” in module “ANDERSON”. “No solution.” indicates that the state “ $\{(pc[I:Pid]: cs) (pc[J:Pid]: cs) (pc[K:Pid]: rs) OCs \}$.” does not exist in module “ANDERSON”.

I, J, and K represent the ID of the process and take the values p1, p2, and p3, respectively.

As explained above, Maude is able to search for user-specified states, and since there is at most one process in cs, we can see that the Anderson protocol satisfies mutual exclusion.

Maude> search [1] in ANDERSON : init =>* $\{(pc[I:Pid]: A:Loc) (pc[J:Pid]: B:Loc) (pc[K:Pid]: C:Loc) (pc[L:Pid]: D:Loc) OCs \}$.

No solution.

The above command searches for the state of “ $(pc[I:Pid]: A:Loc) (pc[J:Pid]: B:Loc) (pc[K:Pid]: C:Loc) (pc[L:Pid]: D:Loc) OCs$.” from the conditions “init” in module “ANDERSON”.

“No solution.” indicates that the state “ $(pc[I:Pid]: A:Loc) (pc[J:Pid]: B:Loc) (pc[K:Pid]: C:Loc) (pc[L:Pid]: D:Loc) OCs$.” does not exist in module “ANDERSON”.

In this chapter, the number of processes is three. As explained above, the use of Maude indicates that the number of processes does not increase to

four during the execution of the protocol.

```
Maude> search [1] in ANDERSON : init =>* {(array[N:Nat]: true)
(array[N1:Nat]: true) (array[N2:Nat]: false) OCs} .
```

No solution.

The above command searches for the state of “(array[N:Nat]: true) (array[N1:Nat]: true) (array[N2:Nat]: false) OCs .” from the conditions “init” in module “ANDERSON”.

N, N1, and N2 represent natural numbers and take the values 0, 1, and 2.

“No solution.” indicates that the state “(array[N:Nat]: true) (array[N1:Nat]: true) (array[N2:Nat]: false) OCs .” does not exist in module “Anderson”.

As explained above, Maude is able to search for user-specified states, which means that only one of all arrays can take the value “true”.




Figure 5.13: Visual representation of various states using SMGA

Chapter 6

Lessons Learned

In this chapter, we describe how to create good diagrams for graphical animations and how to observe graphical animations and look for protocol characteristics. Section 6.1 describes how to create good diagrams for graphical animations, and Section 6.2 describes how to observe graphical animations and look for protocol characteristics. Section 6.1 describes how to create good diagrams for graphical animations, and Section 6.2 describes how to observe graphical animations and look for characteristics of protocols.

6.1 How to create a good diagram for graphical animation

There are four ways to create a good diagram for graphical animation. These methods are explained below.

- Use as many figures as possible for the necessary elements (processes, sections, etc.) to represent the state.

Figure 6.1 shows the state of the protocol without using any figures. In this case, it only describes which section each process exists in, making it difficult to understand the changes. However, just by using the various figures discussed in this paper to represent the process, it is easy to visually understand how the process has changed. Also, by expressing the state of the protocol using figures, it is easy to compare the state before and after the change, which helps read not only the movement of the process but also which other values have changed.

- A process that changes frequently, such as a process, should be color-coded.


In this paper, when there are multiple processes, each process is color-coded, and in SMGA, state changes can be checked like an animation from a series of images. If there are multiple processes and we want to find characteristics from the animation, it will be difficult to find characteristics if all the processes are the same color. For example, when you pay attention to how a single process is moving through a section, you may lose track of the process you are paying attention to because the animation changes its state every time the state changes. If each process is color-coded, it is easy to instantly determine the process you are focusing on. In this way, color coding is useful for instantaneous judgment of things (processes, etc.) that change frequently.

- Use not only one type but several types of shapes.

Take the example of Qlock in Chapter 4, which uses circles, squares, and pentagons. In Qlock, we use circles, rectangles, and pentagons to represent the data. Using several types of shapes to represent the data helps to organize what kind of values are stored in each data.

- Labeling

All processes, sections, etc. that make up a protocol must be labeled. The reason for this is that it becomes difficult to determine state changes and to find characteristics. Also, if the labeling is not done properly, the protocol will not know what is being executed. Also, it is important for this paper that the protocol satisfies mutual exclusion. However, if each section is not labeled properly, it is not possible to determine from the graphical animation whether mutual exclusion is satisfied.



```
locked: false
pc[p1]: rs
pc[p2]: rs
pc[p3]: rs
```

Figure 6.1: Graphical animation without graphics.

6.2 How to Observe Graphical Animations and Look for Protocol characteristics

There are four ways to look for protocol characteristics by observing graphical animations. These methods are explained in this section.

- Through a series of graphical animations, look for differences before and after the image changes.

In SMGA, graphical animations are generated from multiple consecutive images. There is a difference in each successive image. By paying attention to what kind of differences exist, we can discover what kind of characteristics exist in the protocol. In addition to the process, other parts change. By simply considering under what conditions the parts other than the process are changing, we can not only look for characteristics of the protocol, but also help to understand it. Then, once we can find the characteristics in the graphical animation, we can use Maude to perform model checking to understand if the characteristics we have found are indeed correct.

- Focus on one process and make sure that you have moved through all the sections that exist.

In this paper, to satisfy mutual exclusion, there must be at most one protocol that can exist in cs. By using graphical animations, it can be instantly determined that mutual exclusion is not satisfied when more than one process exists in cs. However, when multiple processes are present, it is difficult to determine whether each process is moving through all sections. For this reason, after confirming that the protocol satisfies mutual exclusion, we focus on one of the multiple processes that exist. After confirming that the focused process was able to move all the processes, we focus on another process and confirm that it was able to move all the processes. This method will help you understand the protocol without being confused.

- Use graphical animations against the pseudo-code of the protocol.

Each of the protocols discussed in this paper has its pseudo code. The protocol is executed according to the pseudo code. However, if there is an error in the generated input file, the protocol will not be executed according to the pseudocode. In such a situation, when looking for characteristics from the graphical animation, the wrong characteristics may be found. To prevent

this, we use the graphical animations while comparing the protocol with the pseudocode; SMGA not only allows us to see the sequence of the generated graphical animations, but also to see the images in their changed states. This usage allows us to take time to pay attention to each image, which helps us to look for characteristics in comparison to the pseudo-code of the protocol. Another advantage of this method is that it also helps in understanding the protocol. Since we are getting information about the protocol visually through graphical animations, we can check what is happening in each part of the pseudo code.

- Use as few processes as possible when looking for characteristics in a protocol that is new to you.

It is difficult to find characteristics in a protocol that is handled for the first time. To avoid this, use as few processes as possible. To avoid this, it is easier to use as few processes as possible (two or three) to look for characteristics. Then, when you can find the characteristics, you can increase the number of processes as needed.

Chapter 7

Conclusion

In this chapter, we summarize what we have learned through the research report and the research project.

In Section 7.1, we summarize what we described in the research report, and in Section 7.2, we describe our future tasks based on the research report.

7.1 Summary of the research report

1. Protocol description

In executing a protocol, we explain how each protocol is described, how many different sections the process executes, and where the values are stored. In this paper, FTAS, TAS, FQlock0, FQlock1, Qlock, and Anderson protocols will be explained.

2. Explanation of state transitions

This section explains how the states that satisfy the conditions are transitioned by the rewriting rules. In this case, a state transition diagram is described, with circles for states and arrows for transitions. In this way, the state transitions can be read visually.

3. Description of the state machine

This section explains how the elements necessary to create a state machine can be represented using diagrams. Explain how to use diagrams for processes and sections when adapting diagrams to SMGA. The figures should be labeled so that they can be distinguished.

4. Using SMGA

We will use SMGA to create graphical animations. In this case, we will use the information explained in “State Machine Description”. We will also describe what characteristics we found in the graphical animation. The initial state of each protocol, the series of graphical animations, and the characteristics found will be described using images.

5. Model checking

From the graphical animations using SMGA, we perform model checking to find out what characteristics are present. The main command used in Maude is the search command. The main command used in Maude is the search command, which allows us to check whether the characteristics we find are correct or not.

7.2 Future Issues

This section describes the future tasks that we were able to find through our research. In the research project, we covered “protocol description,” “explanation of state transitions,” “description of state machines,” “use of SMGA,” and “model checking,” and we found four issues to further deepen these contents. The first one is to perform theorem proving. Model checking is excellent for finding defects, and model checking alone cannot completely prove that software works as intended. On the other hand, theorem proving can guarantee that the designed software will work as intended. In other words, both model checking and theorem proving are necessary to realize that software works as intended. By using both, we can prove that the software works as intended. In fact, a software called Café OBJ is used in my lab. In this paper, we learned about FTAS, TAS, FQlock0, FQlock1, Qlock, and Anderson protocols. In fact, there are many protocols such as MCS protocol, Suzuki-Kasami protocol, and so on. By learning more protocols, we can learn more about software design, which will help us in our future studies. Third, we will use various commands in Maude to perform model checking. The third is to perform model checking using various commands in Maude. The third is to perform model checking using various commands in Maude. In our research, we used the search command for model checking. However, model checking is not enough to know all the defects in a protocol. There are more commands in Maude than just the search command, and by using the various commands, we can not only check the protocol for defects but also learn more about the characteristics of the protocol. The fourth task is to

improve the graphical animations generated by SMGA. The fourth task is to improve the graphical animations generated by SMGA. In this paper, we used various figures to represent the protocol states. In this paper, we used various graphical representations for the states of the protocol, and we found that there was a difference in the detection of state changes and characteristics between those using and not using the graphical representations. However, we do not know how good they are at discovering characteristics, etc. by recruiting subjects, etc. In addition, it is not clear what kind of expressions are added to the graphical animations to make feature detection easier. It is also important to investigate what kind of expressions are needed to improve graphical animations by recruiting subjects.

Bibliography

- [1] D. D. Bui, K. Ogata: Graphical Animations of the Suzuki-Kasami Distributed Mutual Exclusion Protocol, *JVLC*, 2019 (2): 105-115, (2019).
- [2] M. T. Aung, T. T. T. Nguyen, K. Ogata: Guessing, Model Checking and Theorem Proving of State Machine Properties – A Case Study on Qlock, *IJSECS*, 4(2): 1-18, (2018).
- [3] T. T. T. Nguyen, K. Ogata: Graphical Animations of State Machines, 15th DASC, pp.604-611 (2017).
- [4] M. Clavel, F. Duran, S. Eker, P. Lincoln, N. Marti-Oliet, J. Meseguer and C. Talcott: All About Maude, LNCS 4350, Springer, (2007).
- [5] Kazuhiro Ogata: i613 algebraic formal methods. In: Term 2-2 course at JAIST, Japan. (2017)