

Title	Delay of the potential-induced degradation of n-type crystalline silicon photovoltaic modules by the prior application of reverse bias
Author(s)	Wu, Deqin; Huynh, Thi Cam Tu; Ohdaira, Keisuke
Citation	Japanese Journal of Applied Physics, 63(2): 02SP06
Issue Date	2023-12-27
Type	Journal Article
Text version	author
URL	<a href="http://hdl.handle.net/10119/19411">http://hdl.handle.net/10119/19411</a>
Rights	This is the author's version of the work. It is posted here by permission of The Japan Society of Applied Physics. Copyright (c) 2023 The Japan Society of Applied Physics. Deqin Wu, Huynh Thi Cam Tu, and Keisuke Ohdaira, Japanese Journal of Applied Physics, 63 (2), 2023, 02SP06. <a href="https://doi.org/10.35848/1347-4065/ad02a6">https://doi.org/10.35848/1347-4065/ad02a6</a>
Description	

# **Delay of the potential-induced degradation of n-type crystalline silicon photovoltaic modules by the prior application of reverse bias**

Deqin Wu, Huynh Thi Cam Tu, and Keisuke Ohdaira\*

*Japan Advanced Institute of Science and Technology, 1-1 Asahidai, Nomi, Ishikawa 923-1292, Japan*

E-mail: ohdaira@jaist.ac.jp

We investigated the influence of the pre-application of reverse bias on the potential-induced degradation (PID) of n-type front-emitter (n-FE) crystalline Si (c-Si) photovoltaic modules. Applying a prior positive reverse bias to n-FE cells delays charge-accumulation-type PID (PID-1), decreases in short-circuit current density ( $J_{sc}$ ) and open-circuit voltage ( $V_{oc}$ ). The prior positive bias accumulation may accumulate negative charges in the  $\text{SiN}_x$ , which leads to an increase in a duration for the positive charge accumulation by the PID test applying a negative bias. We also found that sufficiently long prior positive bias application results in the delay of PID-2, a fill factor (FF) reduction by the incursion of Na ions into the depletion region of the p–n junction of n-FE cells.

**Keywords:** n-type front-emitter crystalline silicon solar cell, potential-induced degradation, Photovoltaic module

## 1. Introduction

In recent years, global warming and energy resource depletion issues have become increasingly serious. It is thus necessary to use energy sources such as solar power to replace fossil fuels. Photovoltaic (PV) power generation is one of the simple and effective ways to use solar energy, and the installation of PV modules is ongoing at present all over the world. The long-term reliability of the PV modules is particularly important for their stable operation.

Potential-induced degradation (PID), output losses in PV modules caused by a potential difference between cells and a grounded frame,<sup>1–3)</sup> is one of the most serious issues of the long-term reliability of PV modules, particularly in large-scale PV power plants. The PID of PV modules with cells using a p-type c-Si base has been investigated in detail.<sup>1–9)</sup> It occurs when the cells are put in a negative potential and is caused by a decrease in shunt resistance and resulting reduction in fill factor (FF). The shunting occurs by stacking faults decorated with Na penetrating the front  $n^+$  emitters.<sup>8,9)</sup> n-type c-Si solar cells, in general, have better performance than the p-type cells and better stability against light-induced degradation, and they are thus expected to increase the market share in the near future. In order to guarantee the long-term reliability of n-type c-Si PV modules, it is essential to investigate their degradation. There are, however, relatively smaller number of studies on the PID of n-type c-Si PV modules.<sup>10–21)</sup>

We have previously reported that the PID of n-type front-emitter (n-FE) c-Si PV modules occurs in three stages under negative bias.<sup>22)</sup> The first-stage PID (PID-1) of n-FE c-Si PV modules is caused by positive charge accumulation in the anti-reflection silicon nitride ( $\text{SiN}_x$ ).<sup>13)</sup> Si dangling bonds back-bonded to three N atoms (K centers) lose electrons by an electric field, resulting in positive fixed charges remained in  $\text{SiN}_x$ .<sup>20)</sup> The PID-1 is characterized by reductions in  $J_{sc}$  and  $V_{oc}$  and occurs within a few minutes in our indoor PID test. The second-stage PID (PID-2) and the third-stage PID (PID-3) are caused by Na introduction into the cells.<sup>22)</sup> PID-2 is characterized by a reduction in FF alone, which occurs after a few hours in the indoor test. PID-2 is caused by Na incursion into the depletion region of the p–n junction of n-FE cells. Na creates a large number of defect levels in the depletion region and a recombination current is increased. PID-3 is characterized by decreases in  $V_{oc}$  and FF after a few days in the indoor test, which results from the formation of Na-based domes destroying the surface  $\text{SiN}_x$  and  $p^+$ –n junction.<sup>23)</sup>

The PID of c-Si PV modules can be affected by the prior reverse bias application. The PID of conventional p-type c-Si PV modules under negative bias stress is delayed by the

prior positive bias application.<sup>24)</sup> Similar phenomena may be observed in the n-FE c-Si PV modules, which can be measures for the mitigation or delay of their PID in the field. In this study, we investigated the effects of prior reverse bias application on the multi-stage PID of n-FE c-Si PV modules.

## 2. Experimental methods

We used commercial 156×156 mm<sup>2</sup> n-FE c-Si PV cells which have anti-reflection and passivation films consisting of SiN<sub>x</sub> and Si dioxide (SiO<sub>2</sub>) films. The cells were cut to pieces with a size of 20×20 mm<sup>2</sup> for the fabrication of one-cell mini modules. The lamination process for the module fabrication was conducted using a module laminator (LM-50X50-S, NPC) with the following two steps: heating at 150 °C in vacuum for 5 min for degassing and heating at 150 °C under atmospheric pressure for adhesion. The fabricated n-FE c-Si PV modules consisted of 45×45 mm<sup>2</sup> conventional tempered cover glass/ethylene-vinyl acetate copolymer (EVA)/cell/EVA/backsheets. The backsheet consisted of polyvinyl fluoride (PVF)/polyethylene terephthalate (PET)/PVF.

The PID test was conducted in the dark at 85 °C under no intentional humidity stress (<2%RH). A bias voltage of −1 kV was applied between the cells and the grounded Al plate fully covering the cover glass of the PV modules.<sup>25)</sup> The reverse bias application was performed in the same environmental setup by applying a voltage of +1 kV to the n-FE cell prior to the PID test. The bias voltages were applied by using an insulation tester (TOS7210S, KIKUSUI).

We evaluated the performance of the n-FE c-Si PV modules by measuring current-density–voltage ( $J$ – $V$ ) characteristics under 1-sun light illumination and external quantum efficiency (EQE) spectra at 25 °C using a measurement system (CEP-25, Bunkoukeiki).

## 3. Results and discussion

### 3.1 Effect of short-duration prior reverse bias application

Figure 1 shows the  $J$ – $V$  characteristics of n-FE c-Si PV modules with and without prior reverse bias application for 3 min before and after the PID test for 5 min. One can see reductions in  $J_{sc}$  and  $V_{oc}$  for the modules after the PID test, which are typical behavior of PID-1, acceleration of carrier recombination on the p<sup>+</sup> emitter surface induced by positive charges accumulated in SiN<sub>x</sub>.<sup>13–14, 20)</sup> Note that the reductions in  $J_{sc}$  and  $V_{oc}$  are smaller in the modules receiving positive bias application prior to the PID test.

Figure 2 shows the  $J_{sc}$ ,  $V_{oc}$ , FF, and  $P_{max}$ , normalized by their initial values, of n-FE c-Si

PV modules with and without prior reverse bias application as a function of PID-stress duration. The PID stress causes the simultaneous  $J_{sc}$  and  $V_{oc}$  reductions both in the modules with and without prior reverse bias application, while no FF reduction occurs in this PID-stress duration range. These are clear indications of PID-1.<sup>14,20)</sup> We can see that PID-1 is delayed in the modules receiving the prior reverse bias application, and longer reverse bias application tends to result in more delay of PID-1. The delay of  $J_{sc}$  by prior positive bias application is seen more clearly in the EQE spectra of the modules, as shown in Fig. 3. The modules receiving 5-min PID stress have smaller EQE in the short wavelength region than that the reference module without PID stress. The smaller EQE in the short wavelength region is due to more recombination on the  $p^+$  emitter surface induced by positive charges accumulated in  $SiN_x$ .<sup>14,21)</sup> We can also see that longer reverse bias application tends to have larger EQE in the short wavelength region, indicating the delay of PID-1 by the prior positive bias application.

The mechanism of the delay of PID-1 by the prior reverse bias application is schematically explained in Fig. 4. We have previously proposed that the origin of the charges in  $SiN_x$  is K centers.<sup>14,20,26)</sup> K centers are Si dangling bonds back-bonded to three N atoms in  $SiN_x$  and can be negatively-charged ( $K^-$ ), neutral ( $K^0$ ), and positively-charged ( $K^+$ ) by extracting or adding electrons.<sup>27–29)</sup> By the PID stress, i.e. negative bias application to the n-FE cell, electrons are extracted from the K centers in  $SiN_x$ , resulting in the formation of  $K^+$  centers. The  $K^+$  centers attract minority carriers, electrons, in the  $p^+$  emitter and induce more active surface recombination, leading to simultaneous reductions in  $J_{sc}$  and  $V_{oc}$ . When the positive bias is applied prior to the PID stress, electrons are introduced into the  $SiN_x$  and are captured at the K centers, resulting in the formation of  $K^-$  centers. By the successive negative bias application to the cell, these  $K^-$  centers lose electrons and become  $K^+$  centers in the end. However, more electrons have to be extracted from the  $SiN_x$  received prior positive bias application to transform all the K centers to be  $K^+$  centers, compared to the case of  $SiN_x$  without positive bias application. This can explain the delay of the PID-1 of n-FE c-Si PV modules by the application of prior positive bias. We have previously reported that the PID-1 of n-FE c-Si PV modules can be recovered by the post positive bias application.<sup>20)</sup> This supports the possibility of electron supply to the  $SiN_x$  and resulting formation of  $K^-$  centers by the positive bias application.

### 3.2 Effect of long-duration prior reverse bias application

Figure 5 shows the  $J_{sc}$ ,  $V_{oc}$ , FF, and  $P_{max}$  of n-FE c-Si PV modules with and without 20-h prior reverse bias application as a function of PID-stress duration. After the PID tests, the  $J_{sc}$  and the  $V_{oc}$  of the modules without reverse bias application start to decrease within 10 s and are saturated within approximately 180 s. As in the case of the short-duration prior reverse bias application, reductions in  $J_{sc}$  and  $V_{oc}$  are effectively delayed by the prior positive bias application. Note that the saturated  $J_{sc}$  and  $V_{oc}$  values are identical independent of the presence or absence of the prior reverse bias application. This is reasonable since the saturation of PID-1 corresponds to the situation in which all the K centers are converted to  $K^+$  centers, and sufficiently long PID stress eventually extract all the electrons from the  $K^-$  and  $K^0$  centers even if the cells receive prior positive bias application. This indicates that the prior positive bias application cannot be measures for the complete suppression of PID-1. Another important point is that the delay of PID-1 is a few minutes, which is much smaller than the duration for the reverse bias application (20 h). This can also be explained by the K center model. All the K centers may be fully converted to  $K^-$  centers if the positive bias application is long to some extent, and further long positive bias application do not increase  $K^-$  centers any more.

By further long PID stress, FF starts to decrease within 3 h and is then saturated within  $\sim 70$  h for the modules without prior positive bias application. This represents a common characteristic of PID-2, where Na infiltrates the depletion region of the  $p^+-n$  junction, leading to an elevated recombination current. In the modules with prior 20-h positive bias application, the reduction in FF is delayed and mitigated. This clearly demonstrates that the prior positive bias application for n-FE c-Si PV modules is effective for the delay of PID-2 as well as for the delay of PID-1. Note that FF of the modules without prior positive bias application inversely increases after the PID stress for  $>20$  h. Similar phenomenon can also be seen in our previous study.<sup>22)</sup> This may be an indication of the onset of PID-3, the formation of Na-based domes.<sup>23)</sup> We speculate that Na ions in the depletion region of the  $p^+-n$  junction are drawn out to the surface Na domes through the stacking faults and FF temporarily increases.

Figure 6 shows the schematic explanation of the delay of PID-2 by the prior positive bias application. We have recently reported that Na ions existing near the cell surface in EVA encapsulant invade into the cell and induce PID-2 under an electric field created by a negative bias, as shown in Fig. 6(a).<sup>30)</sup> Prior positive bias application may drift the Na ions away from the cell surface, and the number of Na ions in the vicinity of the cell is reduced, as shown in Fig. 6(b). In the successive PID test, i.e., negative bias application, more duration

is required for the drift of Na ions to reach the cell surface, and PID-2 can be delayed.

Finally, we discuss the practical use of the reverse bias application. It is known that the post reverse bias application is effective for the recovery of PID-1 and PID-2.<sup>20,22)</sup> However, the reverse bias application to the modules after the installation in the field are quite troublesome. On the contrary, the application of positive reverse bias just after the fabrication of n-FE c-Si PV modules may be more realistic. Although the complete suppression of PID-1 and PID-2 of n-FE c-Si PV modules cannot be realized by the prior reverse bias application, it will certainly delay the two types of PIDs and thus increase their total power generation amounts.

## 4. Conclusions

In this study, we investigated the delay effect of the short and long-duration prior reverse bias application for the PID of n-FE c-Si PV modules. We demonstrated that the prior reverse bias application leads to the delay of PID-1, charge accumulation in  $\text{SiN}_x$ , and PID-2, Na incursion into the depletion region of the  $p^+-n$  junction. The delay of PID-1 can be well explained by the prior formation of  $\text{K}^-$  centers and resulting increase in the duration for their conversion to  $\text{K}^+$  centers. PID-2 may be delayed by drifting away of Na ions existing near the cell surface in EVA encapsulant. The reverse bias application can be used for the delay of PIDs in the commercial n-FE c-Si PV modules and contributes to an increase in their total power generation amount.

## Acknowledgments

This work is supported by the New Energy and Industrial Technology Development Organization (NEDO).

## References

- 1) W. Luo, Y.S. Khoo, P. Hacke, V. Naumann, D. Lausch, S. P. Harvey, J. P. Singh, J. Chai, Y. Wang, A. G. Aberle, and S. Ramakrishna, *Energy Environ. Sci.* **10**, 43 (2017).
- 2) S. Pingel, O. Frank, M. Winkler, S. Daryan, T. Geipel, H. Hoehne, and J. Berghold, *Proc. 35th IEEE Photovoltaic Specialists Conf.*, 2010, p. 2817.
- 3) J. Berghold, O. Frank, H. Hoehne, S. Pingel, B. Richardson, and M. Winkler, *Proc. 35th IEEE Photovoltaic Specialists Conf.*, 2010, p. 3753.
- 4) P. Hacke, M. Kempe, K. Terwilliger, S. Glick, N. Call, S. Johnston, S. Kurtz, I. Bennett, and M. Kloos, *Proc. 25th European Photovoltaic Solar Energy Conf. Exhib./5th World Conf. Photovoltaic Energy Conversion*, 2010, p. 3760.
- 5) J. Bauer, V. Naumann, S. Großer, C. Hagendorf, M. Schütze, and O. Breitenstein, *Phys. Status Solidi: Rapid Res. Lett.* **6**, 331 (2012).
- 6) V. Naumann, C. Hagendorf, S. Grosser, M. Werner, and J. Bagdahn, *Energy Procedia* **27**, 1 (2012).
- 7) V. Naumann, D. Lausch, and C. Hagendorf, *Energy Procedia* **77**, 397 (2015).
- 8) V. Naumann, D. Lausch, A. Hähnel, J. Bauer, O. Breitenstein, A. Graff, M. Werner, S. Swatek, S. Großer, J. Bagdahn, and C. Hagendorf, *Sol. Energy Mater. Sol. Cells* **120**, 383 (2014).
- 9) V. Naumann, C. Brzuska, M. Werner, S. Großer, and C. Hagendorf, *Energy Procedia* **92**, 569 (2016).
- 10) R. Swanson, M. Cudzinovic, D. DeCeuster, V. Desai, J. Jürgens, N. Kaminar, W. Mulligan, L. Rodrigues-Barbosa, D. Rose, D. Smith, A. Terao, and K. Wilson, *Technical Digest 15th Photovoltaic Sci. Eng. Conf.*, 2005, p. 410.
- 11) V. Naumann, T. Geppert, S. Großer, D. Wichmann, H.-J. Krokoszinski, M. Werner, and C. Hagendorf, *Energy Procedia* **55**, 498 (2014).
- 12) A. Halm, A. Schneider, V. D. Mihailetchi, L. J. Koduvelikulathu, L. M. Popescu, G. Galbiati, H. Chu, and R. Kopecek, *Energy Procedia* **77**, 356 (2015).
- 13) K. Hara, S. Jonai, and A. Masuda, *Sol. Energy Mater. Sol. Cells* **140**, 361 (2015).
- 14) S. Yamaguchi, A. Masuda, and K. Ohdaira, *Appl. Phys. Express* **9**, 112301 (2016).
- 15) S. Yamaguchi, A. Masuda, and K. Ohdaira, *Sol. Energy Mater. Sol. Cells* **151**, 113 (2016).
- 16) S. Bae, W. Oh, K. D. Lee, S. Kim, H. Kim, N. Park, S.-I. Chan, S. Park, Y. Kang, H-S. Lee, and D. Kim, *Energy Sci. Eng.* **5**, 30 (2017).
- 17) M. Barbato, A. Barbato, M. Meneghini, G. Tavernaro, M. Rossetto, and G. Meneghesso, *Sol. Energy Mater. Sol. Cells* **168**, 51 (2017).



- 18) S. Yamaguchi, C. Yamamoto, K. Ohdaira, and A. Masuda, *Sol. Energy Mater. Sol. Cells* **161**, 439 (2017).
- 19) W. Luo, Y. S. Khoo, J. P. Singh, J. K. C. Wong, Y. Wang, A. G. Aberle, and S. Ramakrishna, *IEEE J. Photovoltaics* **8**, 16 (2018).
- 20) S. Yamaguchi, K. Nakamura, A. Masuda, and K. Ohdaira, *Jpn. J. Appl. Phys.* **57**, 122301 (2018).
- 21) S. Yamaguchi, B. B. Van Aken, A. Masuda, and K. Ohdaira, *Sol. RRL* **5**, 2100708 (2021).
- 22) Y. Komatsu, S. Yamaguchi, A. Masuda, and K. Ohdaira, *Microelectron. Reliab.* **84**, 127 (2018).
- 23) K. Ohdaira, Y. Komatsu, T. Suzuki, S. Yamaguchi, and A. Masuda, *Appl. Phys. Express* **12**, 064004 (2019).
- 24) A. Masuda, Y. Hara, and S. Jonai, *Jpn. J. Appl. Phys.* **55**, 02BF10 (2016).
- 25) K. Hara, H. Ichinose, T. N. Murakami, and A. Masuda, *RSC Adv.* **4**, 44291 (2014).
- 26) S. Yamaguchi, A. Masuda, K. Marumoto, and K. Ohdaira, *Adv. Energy Sustain. Res.* **4**, 2200167 (2023).
- 27) J. Robertson and M. J. Powell, *Appl. Phys. Lett.* **44**, 415 (1984).
- 28) W. L. Warren, J. Kanicki, J. Robertson, E. H. Poindexter, and P. J. McWhorter, *J. Appl. Phys.* **74**, 4034 (1993).
- 29) V. Sharma, C. Tracy, D. Schroder, S. Herasimenka, W. Dauksher, and S. Bowden, *Appl. Phys. Lett.* **104**, 053503 (2014).
- 30) K. Ohdaira, Y. Komatsu, S. Yamaguchi, and A. Masuda, *Jpn. J. Appl. Phys.* **62**, SK1033 (2023).

## Figure Captions

**Fig. 1.**  $J$ – $V$  characteristics of n-FE c-Si PV modules with and without prior reverse bias application for 3 min before and after the PID test for 5 min.

**Fig. 2.**  $J_{sc}$ ,  $V_{oc}$ , FF, and  $P_{max}$  of n-FE PV modules normalized by their initial values as a function of PID-stress duration. Each data point shows the mean value for two modules, and each error bar corresponds to the standard deviation of the mean.

**Fig. 3.** EQE spectra of n-FE c-Si PV modules with and without prior reverse bias application before and after the PID test for 5 min.

**Fig. 4.** Schematics of the delay of PID-1 by prior positive reverse bias application.

**Fig. 5.**  $J_{sc}$ ,  $V_{oc}$ , FF and  $P_{max}$  of n-FE c-Si PV modules with and without prior reverse bias application for 20 h as a function of PID-stress duration.

**Fig. 6.** Schematics of the delay of PID-2 by prior positive reverse bias application: (a) PID-2 under negative bias and (b) Na drift by the positive bias application.




Fig. 1.




Fig. 2.




Fig. 3.




Fig. 4.




Fig. 5.




Fig. 6.