

Title	Potential barriers to electron carriers in C <sub>60</sub> field-effect transistors
Author(s)	Konishi, Atsushi; Shikoh, Eiji; Kubozono, Yoshihiro; Fujiwara, Akihiko
Citation	Applied Physics Letters, 92(17): 173302-1-173302-3
Issue Date	2008-04-28
Type	Journal Article
Text version	publisher
URL	<a href="http://hdl.handle.net/10119/4409">http://hdl.handle.net/10119/4409</a>
Rights	Copyright 2008 American Institute of Physics. This article may be downloaded for personal use only. Any other use requires prior permission of the author and the American Institute of Physics. The following article appeared in Atsushi Konishi, Eiji Shikoh, Yoshihiro Kubozono, and Akihiko Fujiwara, Applied Physics Letters, 92(17), 173302 (2008) and may be found at <a href="http://link.aip.org/link/?APPLAB/92/173302/1">http://link.aip.org/link/?APPLAB/92/173302/1</a>
Description	

## Potential barriers to electron carriers in C<sub>60</sub> field-effect transistors

Atsushi Konishi,<sup>1</sup> Eiji Shikoh,<sup>1</sup> Yoshihiro Kubozono,<sup>2</sup> and Akihiko Fujiwara<sup>1,a)</sup>

<sup>1</sup>School of Materials Science, Japan Advanced Institute of Science and Technology (JAIST), Ishikawa 923-1292, Japan

<sup>2</sup>Research Laboratory for Surface Science, Okayama University, Okayama 700-8530, Japan

(Received 12 March 2008; accepted 7 April 2008; published online 28 April 2008)

Transport properties of C<sub>60</sub> field-effect transistors (FETs) have been investigated in the temperature range between 160 and 300 K. Activation energy was estimated from temperature dependence of resistance at the linear region and of current at the saturation region for various channel lengths. Variation of activation energy values is attributed to carrier injection barrier at contact between source electrode and C<sub>60</sub> channel, and barriers to carrier hopping between trap states in the channel of C<sub>60</sub>. © 2008 American Institute of Physics. [DOI: 10.1063/1.2917469]

Organic field-effect transistors (OFETs) have great potential for next-generation electronic devices because of their inexpensive price, light weight, mechanical flexibility, and high shock resistance.<sup>1</sup> Performance of both *n*-type and *p*-type OFETs has been dramatically improved, and field-effect mobility  $\mu_{FE}$  has become comparable to that of amorphous Si (*a*-Si) over the past decade.<sup>2-5</sup> Characterization, namely, estimation of device parameters for OFETs, has been performed in the same way as for Si metal-oxide-semiconductor (MOS) FETs so far, because of similarity of device characteristics of OFETs and Si-MOS FETs. This characterization is very convenient for the comparison of their performance from the viewpoint of device application. Understanding the detailed transport mechanism of OFETs is expected to greatly improve device performance.

From the systematic and detailed characterization of OFETs,<sup>6-12</sup> it has been clarified that the device performance of both *n*-type and *p*-type OFETs strongly depends on parasitic resistance at the interface between the (source/drain) electrodes (inorganic metal) and the channel (organic semiconductor). The effect of parasitic resistance is significant for the low gate voltage  $V_G$  region.<sup>6,11</sup> A main cause of the parasitic resistance is thought to be the Schottky barrier at the interface between electrodes and the channel. We proposed a semiquantitative model for operation of OFETs, where double Schottky barriers govern the device characteristics in the low drain-source voltage  $V_{DS}$  region.<sup>13,14</sup> However, in the saturation region, device characteristics strongly depend on properties of trap states in the channel region. Actually, density of states of charge carrier traps can be estimated from the temperature dependence of saturation current  $I_D^{sat}$ .<sup>15,16</sup> In linear and saturation regions, transport properties are strongly affected by Schottky barriers and/or potential barriers between traps.

In this letter, we have investigated temperature dependence of C<sub>60</sub> FET device characteristics for various  $V_G$  and channel lengths  $L$ . Estimated values of potential barrier heights are discussed in terms of carrier injection at the contact between source electrode and C<sub>60</sub> channel and carrier hopping between trap states in the channel of C<sub>60</sub>.

C<sub>60</sub> FETs were fabricated with a bottom contact configuration, as shown in Fig. 1(a). A heavily doped *n*-type silicon

wafer with a 400 nm thick layer of thermally oxidized SiO<sub>2</sub> was used as substrate. The source and drain electrodes were patterned on insulating SiO<sub>2</sub> layer, using a photolithography method. In order to estimate contributions of the resistance at source electrode ( $R_S$ ), drain electrode ( $R_D$ ), and channel ( $R_{ch}$ ) to the total resistance ( $R_t$ ), a series of FETs with various channel lengths  $L$ , from 2.5 to 25  $\mu\text{m}$ , and fixed channel width  $W$  of 500  $\mu\text{m}$ , was fabricated. The adhesion layer of Ti




FIG. 1. (Color online) (a) Device structure of C<sub>60</sub> thin-film FET. (b) Output characteristics, (c) transfer characteristics at  $V_{DS}=10$  V (linear region), and (d) transfer characteristics at  $V_{DS}=80$  V (saturation region), for C<sub>60</sub> FET with  $L=25$   $\mu\text{m}$  at 300 K.

<sup>a)</sup> Author to whom correspondence should be addressed. Electronic mail: fujiwara@jaist.ac.jp.

TABLE I. Size and device parameters of all devices. Values at upper and lower lines were estimated from linear and saturation regions, respectively, with formulas in the text.

$L$ ( $\mu\text{m}$ )	2.5 <sup>a</sup>	5	10	15	20	25
$\mu_{\text{FE}}$ ( $\text{cm}^2/\text{V s}$ )	0.10 ...	0.10 0.26	0.12 0.20	0.10 0.20	0.14 0.20	0.13 0.20
$V_T$ (V)	32.4 ...	32.4 32.9	33.7 32.8	33.0 30.9	33.0 30.6	24.4 28.8
On-off ratio	$1.6 \times 10^6$ $3.3 \times 10^6$	$2.3 \times 10^7$ $1.0 \times 10^7$	$4.4 \times 10^7$ $2.6 \times 10^7$	$2.9 \times 10^7$ $8.4 \times 10^7$	$2.9 \times 10^7$ $2.5 \times 10^7$	$9.7 \times 10^6$ $5.3 \times 10^7$
$S$ (V/decade)	5.5 5.2	5.6 3.9	4.4 2.7	3.8 4.2	3.8 4.0	5.9 3.7

<sup>a</sup>No saturation characteristics were observed for the device with  $L=2.5 \mu\text{m}$ . The  $\mu_{\text{FE}}$  and  $V_T$  were not estimated for saturation regime, and on-off ratio and  $S$  were estimated from data measured at  $V_G=80 \text{ V}$ .

(thickness of 5 nm), and the Au source and drain electrodes (thickness of 95 nm) were deposited using electron-beam deposition at a deposition rate of about 0.1 nm/s. The doped silicon layer of the wafer was used as a gate electrode. Commercially available  $\text{C}_{60}$  (99.98%) was used for the formation of the thin-film channel layer. A  $\text{C}_{60}$  thin film of 150 nm thickness was formed using vacuum ( $<10^{-5}$  Pa) vapor deposition at the deposition rate of 0.01 nm/s. The FETs fabricated by this procedure were exposed to air during the transfer from the deposition chamber to a measurement chamber. Therefore, before measurements, the samples were annealed at 120 °C under  $10^{-3}$  Pa for 24 h in order to eliminate  $\text{O}_2$  and/or  $\text{H}_2\text{O}$  molecules adsorbed in the  $\text{C}_{60}$  thin films. Transport properties of  $\text{C}_{60}$  FETs were measured under  $10^{-3}$  Pa, using cryogenic prober system (Desert TT-prober, Keithley 4200-SCS). Output characteristics (drain current  $I_D$  versus  $V_{\text{DS}}$ ) and transfer characteristics ( $I_D$  versus  $V_G$ ) were measured. Low temperature measurements were performed by flowing liquid nitrogen into the cryogenic prober.

Figure 1(b) shows output characteristics of a device with  $L=25 \mu\text{m}$  at 300 K.  $I_D$  almost linearly increases with increasing  $V_{\text{DS}}$ , followed by saturation due to the pinch off of the accumulation layer. Hysteresis of  $I_D$  with  $V_{\text{DS}}$  sweep was very small. Transfer characteristics at linear region ( $V_{\text{DS}}=10 \text{ V}$ ) and saturation region ( $V_{\text{DS}}=80 \text{ V}$ ) at 300 K are shown in Figs. 1(c) and 1(d), respectively. The  $\mu_{\text{FE}}$  and threshold voltage  $V_T$  were determined from the relations,  $I_D=(\mu_{\text{FE}}WC_0/L)(V_G-V_T)V_{\text{DS}}$ , at linear regime and  $I_D^{\text{sat}}=(\mu_{\text{FE}}WC_0/2L)(V_G-V_T)^2$ , at saturation regime, respectively. Here, we use  $1.0 \times 10^{-8} \text{ F/cm}^2$  as the capacitance per area of gate insulator  $\text{SiO}_2$  ( $C_0$ ), estimated from dielectric constant and thickness of  $\text{SiO}_2$ . The  $\mu_{\text{FE}}$ ,  $V_T$ , current on-off ratios,  $I_D(V_G=80 \text{ V})/I_D(V_G=0 \text{ V})$ , and subthreshold swing  $S$  are summarized in Table I. All devices qualitatively show the same characteristics, and their device parameters are close to those of the best ones fabricated by conventional methods,<sup>4</sup> except for the device with  $L=2.5 \mu\text{m}$ . Saturation behavior in output characteristics was not observed for the device with  $L=2.5 \mu\text{m}$  because of the short channel effect. Now, we will mainly discuss data obtained from devices with  $L=5-25 \mu\text{m}$ .

Temperature dependences of resistance at linear region ( $V_{\text{DS}}=10 \text{ V}$ ) and  $1/I_D^{\text{sat}}$  ( $V_{\text{DS}}=80 \text{ V}$ ) for the various  $V_G$  are depicted with Arrhenius plots in Figs. 2(a) and 2(b), respectively. Here, resistance was estimated from the steepest slope at the linear region in  $I_D$  versus  $V_{\text{DS}}$  plots.<sup>11,12</sup> In both cases, the temperature dependence is activation type.  $V_G$  depen-

dence of  $E_a$  for devices with  $L=5$  and  $25 \mu\text{m}$  is plotted in Fig. 3(a).  $E_a$  values were estimated from  $R$  versus  $T$  plots [Fig. 2(a)] for linear region and  $1/I_D^{\text{sat}}$  versus  $T$  plots [Fig. 2(b)] for saturation region. An exponential-like decrease of  $E_a$  with increasing  $V_G$  was observed for all cases, as reported in Refs. 15 and 16. Here, it should be noted that three features are found in  $V_G$  dependence of  $E_a$  [Fig. 3(a)]. First, the  $E_a$  shows larger value for device with larger  $L$ , which can be confirmed by the  $L$  dependence of  $E_a$ , as shown in Fig. 3(b). Second, for the device with  $L=5 \mu\text{m}$ , the  $E_a$  values are different in the linear and saturation regions [Fig. 3(a)]. Third, for the device with  $L=25 \mu\text{m}$ , the  $E_a$  for linear and saturation regions at the same  $V_G$  show almost the same value [Fig. 3(a)].

$L$  dependence of  $E_a$  originates from different contributions of  $R_S$ ,  $R_D$  and  $R_{\text{ch}}$  to  $R_t(T)=[R_S(T)+R_{\text{ch}}(T)+R_D(T)]$ . For  $L \rightarrow 0$ , the  $E_a$  corresponds only to potential barriers at the contacts, i.e.,  $R_t(T)=R_S(T)+R_D(T)$ . Taking into account the double Schottky barrier model,<sup>13,14</sup> the main contribution at the contact is  $R_S$ , namely,  $R_t(T) \approx R_S(T)$ , because the reverse bias operation at the drain electrode is the dominant source of resistance. Here, it should be noticed that  $R_S(T)$  does not directly affect  $I_D$  at the saturation region, because of pinch-off regime. However, voltage drop at source electrode,




FIG. 2. Arrhenius plots of (a) resistance at linear region, and (b)  $1/I_D^{\text{sat}}$  at saturation region for  $\text{C}_{60}$  FET with  $L=25 \mu\text{m}$ , for various  $V_G$  in 10 V steps.




FIG. 3. (a)  $E_a$  vs  $V_G$  plots at  $V_{DS}=10$  V (closed marks) and 80 V (open marks) for devices with  $L=5$   $\mu\text{m}$  (circle) and 25  $\mu\text{m}$  (square). (b)  $L$  dependence of  $E_a$  estimated from saturation region for various  $V_G$  in 10 V steps. Lines are guides for the eye.

$V_S=R_S I_D$ , can reduce the effective gate voltage from  $V_G$  to  $V_G-V_S$ , resulting in the reduction of  $I_D$  even at the saturation region. Consequently, for smaller  $L$ , the  $E_a$  is mainly governed by  $R_S$  (carrier injection barrier) for whole  $V_{DS}$  region. On the other hand, for  $L \rightarrow \infty$ , the  $E_a$  corresponds only to potential barriers at the channel region, i.e.,  $R_t(T) \approx R_{ch}(T)$ .

First, we discuss the  $E_a$  values for the device with  $L=5$   $\mu\text{m}$ , which are mostly consist of  $R_S$ . The  $E_a$  values (230–80 meV) for the device with  $L=5$   $\mu\text{m}$  are smaller than those (260–110 meV) for the device with  $L=25$   $\mu\text{m}$  [Fig. 3(a)], showing that the carrier injection barrier height is smaller than potential barriers between trap sites in the channel of  $C_{60}$  thin film. In addition, the  $E_a$  values are smaller than those expected from Mott–Schottky relation. This suggests that a thermionic emission through Schottky barrier lowered by interface states dominates transport at the contact. Furthermore, different  $E_a$  values in the linear and saturation regions originate from the mirror-charge effect on Schottky barrier, namely, barrier height decreases with increasing  $V_{DS}$  due to the mirror-charge effect.<sup>13</sup> Thus,  $V_{DS}$  dependence of  $E_a$  is a specific phenomenon originating from the Schottky barrier.

Finally, we discuss the  $E_a$  values for the device with  $L=25$   $\mu\text{m}$ . They should be hardly affected by  $R_S$ , because of large  $L$ , as is supported by the fact that  $E_a$  for linear and saturation regions at the same  $V_G$  show almost the same value, i.e., the  $E_a$  is independent of  $V_{DS}$ . Indeed, the  $E_a$  values are consistent with the density of states of charge carrier traps at the channel.<sup>16</sup> Consequently, it is concluded that  $E_a$  values of 260–110 meV for the device with  $L=25$   $\mu\text{m}$  di-

rectly reflect the barrier heights to carrier hopping between trap states in the channel of  $C_{60}$ . The reduction of  $E_a$  by application of  $V_G$  can be explained by filling the trap states of  $C_{60}$  thin film.<sup>16</sup>

In conclusion, we estimated three different series of  $E_a$  in  $C_{60}$  FET from temperature dependence of device characteristics for various  $V_G$  and channel lengths  $L$ . Small  $E_a$  values of 230–80 meV were ascribed to carrier injection barrier at contact between source electrode and  $C_{60}$  channel. Here, it has been found that barrier at the source contact is slightly reduced by application of  $V_{DS}$ , due to the mirror-charge effect. The barrier height to carrier hopping between trap states in the channel of  $C_{60}$  thin film has been found to vary from 260 to 110 meV depending on  $V_G$ . The relative relationship and approximate values for potential barrier heights have been clarified, although  $E_a$  values at the contact and channel could not be completely separated in this study. This information can contribute to understanding the detailed transport mechanism of OFETs.

This work is supported in part by the Grant-in-Aid for Scientific Research (Grant No. 17540322) from the Ministry of Education, Culture, Sports, Science and Technology (MEXT) of Japan.

- <sup>1</sup>C. D. Dimitrakopoulos and D. J. Masearo, *IBM J. Res. Dev.* **45**, 11 (2001).
- <sup>2</sup>V. Podzorov, S. E. Sysoev, E. Loginova, V. M. Pudalov, and M. E. Gershenson, *Appl. Phys. Lett.* **83**, 3504 (2003).
- <sup>3</sup>P. R. L. Malenfant, C. D. Dimitrakopoulos, J. D. Gelorme, L. L. Kosbar, and T. O. Graham, *Appl. Phys. Lett.* **80**, 2517 (2002).
- <sup>4</sup>S. Kobayashi, T. Takenobu, S. Mori, A. Fujiwara, and Y. Iwasa, *Appl. Phys. Lett.* **82**, 4581 (2003).
- <sup>5</sup>K. Itaka, M. Yamashiro, J. Yamaguchi, M. Haemori, S. Yaginuma, Y. Matsumoto, M. Kondo, and H. Koinuma, *Adv. Mater. (Weinheim, Ger.)* **18**, 1713 (2006).
- <sup>6</sup>I. Yagi, K. Tsukagoshi, and Y. Aoyagi, *Appl. Phys. Lett.* **84**, 813 (2004).
- <sup>7</sup>B. H. Hamadani and D. Natelson, *J. Appl. Phys.* **95**, 1227 (2004).
- <sup>8</sup>P. V. Pesavento, R. J. Chesterfield, C. R. Newman, and C. D. Frisbie, *J. Appl. Phys.* **96**, 7312 (2004).
- <sup>9</sup>T. Ohta, T. Nagano, K. Ochi, Y. Kubozono, E. Shikoh, and A. Fujiwara, *Appl. Phys. Lett.* **89**, 053508 (2006).
- <sup>10</sup>K. Ochi, T. Nagano, T. Ohta, R. Nouchi, Y. Kubozono, Y. Matsuoka, E. Shikoh, and A. Fujiwara, *Appl. Phys. Lett.* **89**, 083511 (2006).
- <sup>11</sup>Y. Matsuoka, K. Uno, N. Takahashi, A. Maeda, N. Inami, E. Shikoh, Y. Yamamoto, H. Hori, and A. Fujiwara, *Appl. Phys. Lett.* **89**, 173510 (2006).
- <sup>12</sup>N. Takahashi, A. Maeda, K. Uno, E. Shikoh, Y. Yamamoto, H. Hori, Y. Kubozono, and A. Fujiwara, *Appl. Phys. Lett.* **90**, 083503 (2007).
- <sup>13</sup>T. Nagano, M. Tsutsui, R. Nouchi, N. Kawasaki, Y. Ohta, Y. Kubozono, N. Takahashi, and A. Fujiwara, *J. Phys. Chem. C* **111**, 7211 (2007).
- <sup>14</sup>N. Kawasaki, Y. Ohta, Y. Kubozono, and A. Fujiwara, *Appl. Phys. Lett.* **91**, 123518 (2007).
- <sup>15</sup>D. V. Lang, X. Chi, T. Siegrist, A. M. Sergent, and A. P. Ramirez, *Phys. Rev. Lett.* **93**, 086802 (2004).
- <sup>16</sup>N. Kawasaki, T. Nagano, Y. Kubozono, Y. Sako, Y. Morimoto, Y. Takaguchi, A. Fujiwara, C.-C. Chu, and T. Imae, *Appl. Phys. Lett.* **91**, 243515 (2007).