

Title	N-channel field effect transistors with fullerene thin films and their application to logic gate circuit
Author(s)	Kanbara, T.; Shibata, K.; Fujiki, S.; Kubozono, Y.; Kashino, S.; Urisu, T.; Sakai, M.; Fujiwara, A.; Kumashiro, R.; Tanigaki, K.
Citation	Chemical Physics Letters, 379(3-4): 223-229
Issue Date	2003-09-26
Type	Journal Article
Text version	author
URL	<a href="http://hdl.handle.net/10119/4938">http://hdl.handle.net/10119/4938</a>
Rights	<p>NOTICE: This is the author 's version of a work accepted for publication by Elsevier. Changes resulting from the publishing process, including peer review, editing, corrections, structural formatting and other quality control mechanisms, may not be reflected in this document. Changes may have been made to this work since it was submitted for publication.</p> <p>A definitive version was subsequently published in T. Kanbara, K. Shibata, S. Fujiki, Y. Kubozono, S. Kashino, T. Urisu, M. Sakai, A. Fujiwara, R. Kumashiro and K. Tanigaki, Chemical Physics Letters, 379(3-4), 2003, 223-229, <a href="http://dx.doi.org/10.1016/j.cplett.2003.07.025">http://dx.doi.org/10.1016/j.cplett.2003.07.025</a></p>
Description	

# *N*-channel field effect transistors with fullerene thin films and their application to a logic gate circuit

T. Kanbara<sup>a</sup>, K. Shibata<sup>a</sup>, S. Fujiki<sup>b,c</sup>, Y. Kubozono<sup>a,b,\*</sup>, S. Kashino<sup>a</sup>, T. Urisu<sup>c</sup>,  
M. Sakai<sup>c</sup>, A. Fujiwara<sup>b,d</sup>, R. Kumashiro<sup>b,e</sup>, K. Tanigaki<sup>b,e</sup>

<sup>a</sup>*Department of Chemistry, Okayama University, Okayama 700-8530, Japan*

<sup>b</sup>*CREST, Japan Science and Technology Corporation, Kawaguchi, 332-0012, Japan*

<sup>c</sup>*Department of Vacuum UV Photoscience, Institute for Molecular Science, Okazaki 444-8585,  
Japan*

<sup>d</sup>*Japan Advanced Institute of Science and Technology, Ishikawa 923-1292, Japan*

<sup>e</sup>*Department of Materials Science, Osaka City University, Osaka 558-8585, Japan*

Received 12 June 2003; in final form 16 July 2003

## Abstract

*N*-channel field effect transistors (FETs) were fabricated with thin films of C<sub>60</sub> and Dy@C<sub>82</sub>. A typical enhancement-type FET property was observed in C<sub>60</sub> FET above 220 K. The mobility of C<sub>60</sub> FET increased with increasing temperature. This fact suggests hopping transport as the conduction mechanism, with the activation energy of 0.29 eV. The Dy@C<sub>82</sub> FET was found to be a normally-on type FET, which has a property different from that for C<sub>60</sub> and C<sub>70</sub> FETs. A complementary metal oxide semiconductor (CMOS) logic gate circuit was first fabricated with C<sub>60</sub> and pentacene thin-film FETs.

\* Corresponding author. FAX: +81-86-251-7850 E-mail: kubozono@cc.okayama-u.ac.jp

## 1. Introduction

Field effect transistors (FETs) with thin films of organic molecules have been studied by many groups [1,2]. The advantages of the FETs with organic molecules (organic FETs) over those with conventional inorganic materials are structural flexibility, low-temperature processing, large-area coverage and low cost. Potential applications of organic FETs to low-end data storage [1,2], switching devices for active displays [1-4], and especially to logic circuits [5-7], have been discussed in the recent literature. The current effort is devoted to increment of the mobilities,  $\mu$ , of organic FETs for use in devices requiring high switching speed. At this moment the  $\mu$  value as high as  $1.5 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  for p-channel pentacene FET has been achieved [8]. The temperature dependence of  $\mu$  in the pentacene FET indicated hopping transport when the  $\mu$  at room temperature was  $0.3 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ ; the activation energy,  $E_a$ , was  $3.8 \times 10^{-2} \text{ eV}$  [9].

An n-channel FET with a thin film of  $\text{C}_{60}$  was first fabricated in 1995 [10]; it had  $\mu$  and threshold voltage,  $V_T$ , estimated to be  $8 \times 10^{-2} \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  and 15 V, respectively. The  $\mu$  value of the  $\text{C}_{60}$  FET has recently been improved to  $0.56 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  by achieving the device fabrication and the FET-characteristics measurement under  $10^{-10}$  Torr without exposure to air [11]. This result indicates that fullerene thin-film FETs can play an important role in science and technology of organic FETs.

The electronic properties of metallofullerenes have also been studied by spectroscopic and transport measurements by provision of suitable solid samples [12-15]. Small gap energies,  $E_g$  of 0.4 and 0.2 eV for  $\text{Ce@C}_{82}$  and  $\text{Dy@C}_{82}$ , respectively, estimated by resistivity measurements, have shown that they are semiconductor-like materials [14,15]. Furthermore, the valences of Dy and Ce atoms are determined to be both +3 from the XANES spectra [12,15]. However, no FETs with metallofullerenes have yet been studied. The present letter reports on the fabrication of a FET with a  $\text{Dy@C}_{82}$  thin-film, the transport properties of the  $\text{C}_{60}$  FET, and CMOS NOT logic circuits fabricated with  $\text{C}_{60}$  and pentacene thin-film FETs.

## 2. Experimental

A schematic structure of fullerene and pentacene FETs is shown in Fig. 1(a); the bottom-contact device is adopted. Commercially available C<sub>60</sub> (99.98%) and pentacene (99.9 %) were used for fabrication of thin films. The sample of Dy@C<sub>82</sub> (99.5 %) was obtained according to the method described elsewhere [12]. The SiO<sub>2</sub>/Si substrate was washed with acetone by ultrasonic irradiation prior to fabrication of a device. Gold electrodes, fullerenes, and pentacene were formed on the SiO<sub>2</sub>/Si substrate by thermal deposition at 10<sup>-6</sup> – 10<sup>-7</sup> Torr; the SiO<sub>2</sub>/Si substrate was not heated during thermal deposition. The FET devices were exposed to air for  $\approx 1$  h when they were moved from the vacuum chamber for thermal deposition to the vacuum cell for measurements of FET-characteristics. The characteristics of the FET devices and the logic circuit were measured at 10<sup>-6</sup> Torr after annealing of the FET devices at 120 °C and 10<sup>-6</sup> Torr for 12 h.

## 3. Results and discussion

### 3.1. Normally-off FET with C<sub>60</sub> thin film

The plots of  $I_D$ - $V_{DS}$  for FETs with 200 and 10 nm C<sub>60</sub> films, fabricated under the same conditions, are shown in Figs. 2(a) and (b). The  $\mu$  values for the C<sub>60</sub> FET with 200 and 10 nm films were estimated from the  $I_D$ - $V_G$  plot at  $V_{DS} = 5$  V (linear region) and from the  $I_D^{1/2}$ - $V_G$  plot at 70 V (saturation region). The  $I_D$  - $V_G$  plot at  $V_{DS} = 5$  V for the C<sub>60</sub> FET with 10 nm film is shown in Fig. 2(c) as an example. These values were estimated by the formula adopted for the MOSFET [16]. The  $\mu$  and  $V_T$  values for these C<sub>60</sub> FETs are listed in Table 1. The  $\mu$  values are found to increase drastically with decreasing thickness to 10 nm. The  $\mu$  values for the C<sub>60</sub> FET in the 10 nm film,  $1.0 \times 10^{-1} \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  from the linear region and  $1.4 \times 10^{-1} \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  from the saturation region, are the highest in the present observations; they are comparable to that reported by Haddon et al. [10]. The  $V_T$  values, estimated to be 11 V from the linear region ( $V_{DS} = 5$  V) and 10 V from the saturation region ( $V_{DS} = 70$  V), are very low. This result implies that this FET is a device with high performance.

The carrier density,  $N$ , was estimated to be  $3.7 \times 10^{12} \text{ cm}^{-2}$  at  $V_G = 70$  V from  $CV_G / e$  for

the 10 nm film, while the  $N$  value was estimated to be  $5.0 \times 10^{12} \text{ cm}^{-2}$  at  $V_G = 70 \text{ V}$  for the 200 nm film. Here  $C (= \epsilon_{0x}/d)$  and  $e$  denote capacitance **per unit area** of the  $\text{SiO}_2$  layer and elementary charge, respectively, and  $\epsilon_{0x}$  and  $d$  denote gate dielectric constant and thickness of  $\text{SiO}_2$ , respectively. Furthermore, the  $N$  was estimated to be  $3.2 \times 10^{12} \text{ cm}^{-2}$  from  $\sigma / \mu e$  for the 10 nm film, being consistent with that estimated from  $CV_G / e$ . The channel conductivity,  $\sigma$ , was estimated to be  $5.1 \times 10^{-2} \text{ S cm}^{-1}$  at  $V_G = 70 \text{ V}$  and  $V_{DS} = 10 \text{ V}$  (linear region). The  $\sigma$  observed at  $V_G = 70 \text{ V}$  corresponds to conductivity of the channel region electron-induced from the gate dielectrics. The thickness of the channel region is known to be 4 – 40 nm for the MOSFET [17]. Here we present a model that impurities such as  $\text{O}_2$  and  $\text{H}_2\text{O}$  can be effectively removed from the channel region by annealing of the 10 nm FET at  $120^\circ \text{C}$  under  $\approx 10^{-6}$  Torr, because the film thickness is nearly equal to that of the channel region. Such a removal of impurity should lead to a decrease in the trapping sites of the channel region and an increase in the  $\mu$  value. In the present study, no FET characteristics were observed in the  $\text{C}_{60}$  FET without annealing of the device under vacuum once the device was exposed to air. Consequently, we note that the effective removal of impurity gases is essential to realize a proper performance of the FET device.

On the other hand, a further decrease in the thickness showed a drastic decrease in  $\mu$  from  $1.0 \times 10^{-1} \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  for 10 nm to  $5.5 \times 10^{-3} \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  for 5 nm. No  $\text{C}_{60}$  granules were clearly observed in the AFM image for the 5 nm film. This fact suggests breaking of the channel through  $\text{C}_{60}$  granules. This breaking should cause a significant decrease in  $\mu$ , being consistent with the observations reported above.

### 3.2. Normally-on FET with $\text{Dy@C}_{82}$ thin film

In the  $I_D$ - $V_{DS}$  plots in the  $\text{Dy@C}_{82}$  thin-film FET at 295 K, shown in Fig. 3(a), the  $I_D$  is 760 nA at  $V_{DS} = 110 \text{ V}$  and  $V_G = 0 \text{ V}$ . Thus high enough  $I_D$  is obtained even when no carrier is induced into the  $\text{Dy@C}_{82}$  interface from the dielectric gate. This  $I_D$  originates from the intrinsic bulk current of  $\text{Dy@C}_{82}$ , being different from the case for the  $\text{C}_{60}$  and  $\text{C}_{70}$  FETs. The

$I_D$  increases linearly with increasing  $V_{DS}$  as well as  $V_G$ . These results imply that the Dy@C<sub>82</sub> FET is an n-channel normally-on type FET, in contrast to the C<sub>60</sub> FET, which is an n-channel enhancement and a normally-off type FET. In Dy@C<sub>82</sub> three-electron transfer occurs from the Dy atom to the C<sub>82</sub> cage as in Dy<sup>3+</sup>@C<sub>82</sub><sup>3-</sup>. Therefore, the carriers in the Dy@C<sub>82</sub> FET at  $V_G = 0$  V can be ascribed to the electrons on the C<sub>82</sub> cage transferred from Dy. The absence of saturation in the  $I_D$ - $V_{DS}$  plots for the Dy@C<sub>82</sub> thin-film FET can be ascribed to the high carrier concentration due to the electrons induced by the gate voltage and those contributing to the intrinsic bulk current. The  $N$  value induced from the dielectric gate is estimated to be  $5.3 \times 10^{12} \text{ cm}^{-2}$  at  $V_G = 140$  V from  $CV_G/e$ . This value solely reflects the electron density induced from the gate dielectrics. The actual carrier concentration should be higher because of the contribution of the electrons associated with the bulk current.

The  $I_D$ - $V_G$  plot at  $V_{DS} = 40$  V (linear region) is shown in Fig. 3(b). The  $\mu$  value is estimated to be  $8.9 \times 10^{-5} \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  from the  $I_D$ - $V_G$  plot. The normally-on property is directly associated with the existence of the bulk current. Furthermore, the deviation of the  $I_D$ - $V_G$  plot from the linear relationship is found in Fig. 3(b). This shows the possibility that the Dy@C<sub>82</sub> FET operates as enhancement-type when the bulk current vanishes. Consequently, the normally-on character of this FET can be explained by the fact that the  $E_g$  for Dy@C<sub>82</sub> thin-film, 0.2 eV, is smaller by one-order than those for C<sub>60</sub>, 1.8 eV [14,18]. Furthermore, the UPS spectrum shows the  $E_g$  of 0.35 eV for La@C<sub>82</sub> [19]. Thus three-electron transfer in Dy@C<sub>82</sub> and La@C<sub>82</sub> lead to small-gap semiconducting behavior, instead of metallic behavior, probably as a result of strong electron correlation in metallofullerenes. Therefore, the normally-on FET character should be caused by the bulk current based on the small-gap semiconducting property of Dy@C<sub>82</sub>. Very recently, n-channel normally-on type FET characteristics were confirmed for La<sub>2</sub>@C<sub>80</sub> [20], as in the Dy@C<sub>82</sub> FET. The  $\mu$  for the La<sub>2</sub>@C<sub>80</sub> FET was as low as that of the Dy@C<sub>82</sub> FET. The low  $\mu$  in the La<sub>2</sub>@C<sub>80</sub> FET was mainly attributed to the low crystallinity of the thin film. This implies that the metallofullerene FETs urgently require the techniques for fabricating thin films of metallofullerenes with high crystallinity.

### 3.3. Transport properties of C<sub>60</sub> FET

The information on the transport property of the C<sub>60</sub> FET is important for controlling physical properties through the field-effect carrier doping to C<sub>60</sub>. The  $\mu$  vs. temperature plot in the C<sub>60</sub> FET is shown in Fig. 4(a). The C<sub>60</sub> FET used differs from those described in 3.1, where the  $\mu$  value is higher than that observed here,  $1.8 \times 10^{-2} \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  at 295 K. The  $\mu$  increases monotonically with increasing temperature up to 300 K. The FET characteristics cannot be observed below 220 K. The plot of  $\ln \mu$  vs. the inverse temperature, shown in the inset of Fig. 4(a), exhibits a linear relationship. This suggests hopping transport for the conduction mechanism of the C<sub>60</sub> FET. The activation energy  $E_a$  is estimated to be 0.29 eV. We can point out from this observation that the transport of C<sub>60</sub> FET follows the hopping mechanism found in the pentacene FET with  $\mu = 0.3 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  [9]. On the other hand, the pentacene FET with  $\mu$  as high as  $1.5 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  showed a temperature-independent  $\mu$  [9]. These results imply that the transport mechanism changes with increasing  $\mu$ . Therefore the temperature dependence of  $\mu$  shown in Fig. 4(a) is the transport property appearing in the region of  $\mu = 10^{-3} - 10^{-2} \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ . In the temperature dependence of  $V_T$  for the C<sub>60</sub> FET, shown in Fig. 4(b), the  $V_T$  decreases with increasing temperature. The origin cannot clearly be explained.

### 3.4. CMOS inverter with fullerene and pentacene FETs

We have fabricated a CMOS logic NOT circuit composed of an n-channel FET and a p-channel FET. The structure of CMOS inverter circuit is shown in Fig. 1(b). The gates of the n- and p-channel FETs are connected, and they serve as an input node ( $V_{in}$ ). The drains of the two FETs are also connected, and they serve as an output node ( $V_{out}$ ). The source of the n-channel FET is grounded, while the source of the p-channel FET is connected to a power supply ( $V_{DD} > 0$ ), where  $V_{DD} = 70 \text{ V}$  was applied in the present study.

The drain currents,  $I_{Dn}$  and  $I_{Dp}$ , for the C<sub>60</sub> (n-channel) and pentacene (p-channel) thin-film FETs were measured as a function of  $V_{out}$ , where the drain-source voltage for the n-channel FET,  $V_{DS}$ , and the source-drain voltage of p-channel FET,  $V_{SD}$ , correspond to  $V_{out}$

and  $V_{DD} - V_{out}$ , respectively. The intercepts of  $I_{Dn}$  and  $I_{Dp}$  represent the steady-state operation points of the CMOS inverter. The plot of  $V_{out}-V_{in}$  estimated from the intercepts, shown in Fig. 5(a), corresponds to the transfer characteristics of this circuit. The  $V_{out}-V_{in}$  plot shows a clear characteristic of the CMOS inverter. The plot of  $V_{out}-V_{in}$  measured directly in the circuit is shown in Fig. 5(b); the threshold voltage of this circuit,  $V_{TIC}$ , is  $\approx 25$  V. This plot is consistent with the  $V_{out}-V_{in}$  plot shown in Fig. 5(a), supporting that this circuit operates as an inverter with the voltage gain of 4.0. This is the first logic gate circuit with fullerene FET.

### Acknowledgments

This work has been supported by the Joint Studies Program (2001-2002) of the Institute for Molecular Science. The authors appreciate financial support from CREST of Japan Science and Technology Corporation.

### References

- [1] C.D. Dimitrakopoulos, D.J. Masearo, IBM J. Res. Dev. 45 (2001) 11.
- [2] C.D. Dimitrakopoulos, P.R.L. Malenfant, Adv. Mater. 14 (2002) 99.
- [3] H. Sirringhaus, N. Tessler, R. H. Friend, Science 280 (1998) 1741.
- [4] A. Dodabalapur, Z. Bao, A. Makhija, J. G. Laquindanum, V. R. Raju, Y. Feng, H. E. Katz, J. Rogers, Appl. Phys. Lett. 73 (1998) 142.
- [5] A. R. Brown, A. Pomp., C. M. Hart, D. M. De Leeuw, Science, 270 (1995) 972.
- [6] Y.-Y. Lin, A. Dadabalapur, R. Sarpeshkar, Z. Bao, W. Li, K. Baldwin, V. R. Raju and H. E. Katz, Appl. Phys. Lett. 74 (1999) 2714.
- [7] B. Crone, A. Dodabalapur, Y.-Y. Lin, R. W. Filas, Z. Bao, A. LaDuca, R. Sarpeshkar, H. E. Katz, W. Li, Nature, 403 (2000) 521.
- [8] Y.-Y. Lin, D. J. Gundlach, S. F. Nelson, T. N. Jackson, IEEE Electron Device Lett. 18 (1997) 606.
- [9] S. F. Nelson, Y.-Y. Lin, D. J. Gundlach, T. N. Jackson, Appl. Phys. Lett. 72 (1998) 1854.
- [10] R. C. Haddon, A. S. Perel, R. C. Morris, T. T. M. Palstra, A. F. Hebard, R. M. Fleming, Appl. Phys. Lett. 67 (1995) 121.
- [11] S. Kobayashi, T. Takenobu, S. Mori, A. Fujiwara, Y. Iwasa, Appl. Phys. Lett. 82 (2003)



4581.

- [12] S. Iida, Y. Kubozono, Y. Slovokhotov, Y. Takabayashi, T. Kanbara, T. Fukunaga, S. Fujiki, S. Emura, S. Kashino, Chem. Phys. Lett. 338 (2001) 21.
- [13] Y. Takabayashi, Y. Kubozono, T. Kanbara, S. Fujiki, K. Shibata, Y. Haruyama, T. Hosokawa, Y. Rikiishi, S. Kashino, Phys. Rev. B 65 (2002) 73405.
- [14] Y. Kubozono, Y. Takabayashi, K. Shibata, T. Kanbara, S. Fujiki, S. Kashino, A. Fujiwara, S. Emura, Phys. Rev. B 67 (2003) 115410.
- [15] K. Shibata, Y. Rikiishi, T. Hosokawa, Y. Haruyama, Y. Kubozono, S. Kashino, T. Uruga, A. Fujiwara, H. Kitagawa, T. Takano, Y. Iwasa, Phys. Rev. B. in press.
- [16] S. M. Sze, in Semiconductor Devices (John Wiley and Sons, Inc., 2002) Chap. 6.
- [17] J-P. Colinge and C. A. Colinge, Physics of Semiconductor Devices (Kluwer Academic Publishers, 2002) Chap. 7.
- [18] R. K. Kremer, T. Rabenau, W. K. Maser, M. Kaiser, A. Simon, M. Haluska, H. Kuzmany, Appl. Phys. A 56 (1993) 211.
- [19] D. M. Poirier, M. Knupfer, J. H. Weaver, W. Andreoni, K. Laasonen, M. Paririnello, D. S. Bethune, K. Kikuchi, Y. Achiba, Phys. Rev. B 49 (1994) 17403.
- [20] S. Kobayashi, S. Mori, S. Iida, T. Takenobu, Y. Taguchi, A. Fujiwara, A. Taninaka, H. Shinohara, Y. Iwasa, J. Am. Chem. Soc. 125 (2003) 8116.