JAIST Repository

https://dspace.jaist.ac.jp/

Title	A 42ps 2K-gate GaAs gate array		
Author(s)	Toyoda, Nobuyuki; Uchitomi, Naotaka; Kitaura, Yoshiaki; Mochizuki, Masao; Kanazawa, Katsue; Terada, Toshiyuki; Ikawa, Yasuo; Hojo, Akimichi		
Citation	1985 IEEE International Solid-State Circuits Conference, digest of technical papers, 28: 206– 207		
Issue Date	1985-02		
Туре	Conference Paper		
Text version	publisher		
URL	http://hdl.handle.net/10119/4976		
Rights	Copyright (C)1985 IEEE. Reprinted from 1985 IEEE International Solid-State Circuits Conference, digest of technical papers, 28, 1985, 206-207. This material is posted here with permission of the IEEE. Such permission of the IEEE does not in any way imply IEEE endorsement of any of JAIST's products or services. Internal or personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution must be obtained from the IEEE by writing to pubs-permissions@ieee.org. By choosing to view this document, you agree to all provisions of the copyright laws protecting it.		
Description	1985 IEEE International Solid-State Circuits Conference (ISSCC 85), Thursday, FEB 14, 1985 at Trianon Ballroom, 4:15 p.m.		



[See page 350 for Figures 2, 4, 5.]

SESSION XV: HIGH SPEED ARRAYS

THPM 15.6: A 42ps 2K-Gate GaAs Gate Array*

Nobuyuki Toyoda, Naotaka Uchitomi, Yoshiaki Kitaura, Masao Mochizuki, Katsue Kanazawa, Toshiyuki Terada, Yasuo Ikawa, Akimichi Hojo

Toshiba VLSI Research Center

Kawasaki, Japan

TO INCREASE speed of microelectronic systems, it is the interchip signal delay that should be reduced by maximizing the integration level. As the integration level increases, however, the development time becomes longer. The rapid development of LSIs is increasingly important because the product life cycle has been becoming shorter. A gate array approach is effective under these circumstances. Very high-speed ICs such as Si bipolar ECL logic, is no exception, and 2.5-5.0K gate gate arrays with 0.35-0.50ns loaded gate delay have been developed. However, very large power consumption, 5-8W/chip, limit their field of application. GaAs gate arrays have attracted interest as a replacement for the Si ECL gate array because of the smaller gate delay and lower power consumption. To date, several types of GaAs gate array have been reported 1,2,3 . This paper will describe a 2K-gate DCFL (Direct Coupled FET Logic) GaAs gate array with a 42ps unloaded and 215ps loaded gate delay at a power dissipation of 0.5mW/gate. An 8 x 8b parallel multiplier has been fabricated on this chip. A multiplication time of 8.5ns was achieved at a power dissipation of 400mW, an improvement over an 8 x 8b Si ECL multiplier with custom design⁴. The current design also consumes about 35% less power.

Figure 1 shows a photomicrograph of the chip, in which 112 row x 18 column (= 2016) basic logic cells, 66 I/O buffer cells and 77 pads are included. Chip size is 4.59mm x 4.73mm. One basic cell $(84\mu x 24\mu)$ consists of three EFETs $(W_g/L_g =$ $20/1.5\mu)$ and one DFET $(W_g/L_g = 10/1.5\mu)$ with 5μ wide V_{dd} and GND lines. Each cell can be personalized as an inverter, or a 2- or 3-INPUT NOR gate. Figure 2 shows a photomicrograph of a part of a personalized chip. Between columns, 15 interconnection tracks are prepared for 2μ wide 1st-level interconnection lines with 3μ spacings. Three 2nd-level interconnection lines with the design rule of 3μ width and 4μ spacing can run over each basic cell. The minimum size of contact hole is $2\mu x 2\mu$. The power supply and ground lines have been de-

² Ikawa, Y., et. al., "A 1K-gate GaAs Gate Array", ISSCC DIGEST OF TECHNICAL PAPERS, p. 40; Feb., 1984.

³Yuan, H., et. al., "GaAs Heterojunction Bipolar 1K Gate Array", ISSCC DIGEST OF TECHNICAL PAPERS, p. 42; Feb., 1984.

⁴Yamauchi, H., et. al., "10ns 8 x 8 Multiplier LSI Using Self-Align Process Technology", *IEEE J. Solid-State Circuits*, Vol. SC-18, No. 2; April, 1983.

206

signed so that the V_{dd} voltage drop or the GND voltage rise should never exceed 50mV. Input and output buffers are implemented with large (Wg/Lg = 200/1.5 μ for EFET, Wg/Lg = 100/1.5 μ for DFET) DCFL push-pull circuits.

The gate array was fabricated with WN gate self-aligned MESFET process technology. WN has lower resistivity $(70\mu\Omega)$ and a larger Schottky barrier height (0.84V) to GaAs in comparison with other refractory metals such as TiW and WSi, and is therefore most suitable for DCFL circuitry. Active layers for E- and D-FETs were formed by Si ion implantation at 50KeV and successive capless annealing at 850°C for 15 min. The WN gate metal was deposited by reactive RF sputtering in Ar + N₂ mixed gas. The average threshold voltages were +0.21V for EFET and -0.47V for DFET. The 1st and 2nd interconnection lines were Ti/Pt/Au.

To evaluate gate performances, five types of ring oscillators were fabricated. Table 1 summarizes the propagation delay times under various loading conditions at $V_{dd} = 1V$. From these experimental data, the increments of delay time due to fan-in, fan-out, interconnection line and crossover capacitances, were calculated and are shown in Table 2. If the average loading condition is postulated to be fan-in = 3, fan-out = 3, interconnection line length = 2mm, which is a similar or slightly heavier loading condition than is usual for Si ECL or CMOS gate array, the loaded delay time becomes 215ps, when the power dissipation is 0.5mW/gate.

An 8 x 8b parallel multiplier and a full adder ring oscillator were also fabricated on the same gate array chip. Figure 3 shows the schematic logic diagram of a multiplier circuit employing a carry save algorithm. It consists of 8 half adders (HA), 48 full adders (FA), 64 NOR gates and 32 I/O buffers. 728 basic cells were used and approximately 50% of gate array area was occupied. The maximum multiplication time is obtained when the partial product, A7B0, propagates through the critical path to P14 as shown in Figure 3. Therefore, high-speed testing was performed on the wafer, which had passed the low frequency functional testing, with input code A = S0000001 and B = 11111111. Figure 4 shows the input pulse applied to A₇ and the output waveforms which appeared at P7 and P14. The delay times were 4.4ns and 8.5ns, respectively, whereas the power dissipation was 228mW for an 8 x 8b parallel multiplier and 176mW for I/O buffers at $V_{dd} = 1.4V$.

The delay time at each product bit, P_i , can be predicted by using the data obtained from a full adder ring oscillator. Figure 5 shows the schematic logic diagram of a 6-stage full adder ring oscillator and the full adder logic circuit. From the "B = 0, C = 0" mode ring oscillation, the propagation delay time when signal passes through two NOR gates in a full adder is experimentally obtained. The *carry* signal propagation delay time, $t_c FA$, is almost equivalent to this time. The *sum* signal propaga-

• 1985 IEEE International Solid-State Circuits Conference

^{*}Project was supported, in part, by the Ministry of International Trade and Industry of Japan.

¹Toyoda, N., et. al., "500 Gates GaAs Gate Array", Solid-State Devices Conference, Digest of Technical Papers, Tokyo, p. 187; Aug., 1982.

tion delay time, t_sFA , is obtained directly from the "B = 1, C = 0" mode ring oscillation. The experimental values were $t_cFA = 540ps$ and $t_sFA = 670ps$. The response time at P7 and P14 product bits for S0000001 x 11111111 multiplication were calculated from the following equations;

$$t_{P7} = t_{NOR} + t_s HA + 6t_s FA + 2t_{BUF} \approx 7t_s FA$$

 $t_{P14} = t_{NOR} + (t_s^{HA} + t_c^{HA}) + 6(t_s^{FA} + t_c^{FA}) + 2t_{BUF}$

$$\approx 7(t_sFA + t_cFA)$$

where t_{NOR} : NOR gate delay time, t_s^{HA} , t_c^{HA} : sum and carry delay times in a half adder, t_{BUF} : I/O buffer delay. The cal-



FIGURE 1—Photomicrograph of 2K gate GaAs gate array on which five types of ring oscillators, a full adder ring oscillator and an 8 x 8b parallel multiplier were fabricated.

Loading Conditions		t _{pd} (ps)
FI=1	F0=1	42
FI=1	F0=3	75
FI=3	F0=1	63
FI=1	F0=1 L=2mm	155
FI=1 CO=10	F0=1 L=2mm 0	255

Pd = 0.5 mW/gate

TABLE 1-Propagation delay times under various loaded conditions, where "C.0-100" means that the 2mm-long 1st level interconnection line crosses over the gounded 2nd level interconnection line 100 times between each inverter. culated values of tp_7 and tp_{14} were 4.7ns and 8.6ns, which consistently agreed with the directly measured values shown in Figure 4.

Acknowledgments

The authors wish to thank H. Iizuka for his encouragement. They also thank R. Nii and T. Mizoguchi for valuable discussions. They are also grateful to K. Ishida, M. Nagaoka, A. Kameyama and H. Ishimura for technical contributions.



FIGURE 3-Logic diagram of an 8 x 8b parallel multiplier. NOR = NOR gate, FA = full adder with NOR gate, $FA^* = full$ adder, HA = half adder with NOR gate, $HA^* = half$ adder. S is sum signal and C is carry signal.

11	ps/F.I.
16	ps/F.0.
59	ps/mm
0.95	ps/C.0.
	11 16 59 0.95

Pd=0.5mW/gate

 TABLE 2-Delay time increments due to fan-in, fan-out, interconnection line and crossover capacitances.

A 42ps 2K-Gate GaAs Gate Array (Continued from Page 207)



FIGURE 2-Part of gate array after being personalized.



FIGURE 4-Input pulse (S) applied to A7 and output waveforms at P7 and P14 when A(= S000001) x B(= 1111111) multiplication was performed.



FIGURE 5-Schematic logic diagram of a full adder ring oscillator and a full adder logic circuit. Dashed lines represent the signal propagation path for "B = 0, C = 0" and "B = 1, C = 0" modes. tpd means the average delay time.