JAIST Repository

https://dspace.jaist.ac.jp/

Title	A One-Day Chip: An Innovative IC Construction Approach Using Electrically Reconfigurable Logic VLSI with On-Chip Programmable Interconnections
Author(s)	Ikawa, Yasuo; Urui, Kiyoshi; Wada, Masashi; Takada, Tomoji; Kawamura, Masahiko; Miyata, Misao; Amano, Noboru; Shibata, Tadashi
Citation	IEEE Journal of Solid-State Circuits, 21(2): 223- 227
Issue Date	1986-04
Туре	Journal Article
Text version	publisher
URL	http://hdl.handle.net/10119/5007
Rights	Copyright (C)1986 IEEE. Reprinted from IEEE Journal of Solid-State Circuits, 21(2), 1986, 223-227. This material is posted here with permission of the IEEE. Such permission of the IEEE does not in any way imply IEEE endorsement of any of JAIST's products or services. Internal or personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution must be obtained from the IEEE by writing to pubs-permissions@ieee.org. By choosing to view this document, you agree to all provisions of the copyright laws protecting it.
Description	



A One-Day Chip: An Innovative IC Construction Approach Using Electrically Reconfigurable Logic VLSI with On-Chip Programmable Interconnections

YASUO IKAWA, MEMBER, IEEE, KIYOSHI URUI, MASASHI WADA, TOMOJI TAKADA, MASAHIKO KAWAMURA, MISAO MIYATA, NOBORU AMANO, and TADASHI SHIBATA, member, ieee

Abstract—A new custom IC design methodology and the associated logic VLSI chip, which offer an ultimately fast turnaround-time logic IC construction method, are proposed.

Using the new VLSI chip, digital system and logic designers can construct their own real IC chip with thousands of logic gates, as easily as if they drew logic diagrams to be implemented in the form of a printed-circuit board, which would utilize standard logic IC families. This construction can even be carried out in a second, because logic structures can be reconfigured electrically, due to on-chip programmable interconnection capability. This chip contains various kinds of logic functional blocks, such as inverters, NOR's, NAND's, flip-flops, shift registers, counters, adders, multiplexers, ALU's, and so on. Up to 200 SSI/MSI standard logic blocks can be provided. The E² PROM-type MOSFET switch matrix is adjacent to the functional blocks, in order to connect any output to specific inputs of the functional blocks. It also offers a ready-to-test aid, obtained by monitoring the signal waveform developed inside the chip.

These features have the advantage over the present custom IC design methods, such as gate array, standard cell, silicon compiler, or programmable logic array (PLA) approaches, in the sense that the designer can easily redesign the logic to obtain a digital system in an IC even within one day.

I. INTRODUCTION

GREAT PROGRESS in semiconductor devices has been made since the invention of the transistor in 1947. Highlights, which made major breakthroughs toward higher integration of electronic components, include integrated circuits and microprocessors. The advanced IC fabrication technology now enables hundreds of thousands of logic gates to be integrated in a chip. This technology has been successfully applied to memory IC's of megabits per chip level. However, the logic IC's do not fully enjoy this technological potential. There is a diversely wide range of logic systems which are desired to be implemented in the form of IC's. However, only mass-produced circuits, such as general purpose microprocessors, can be cost effective in the category of custom logic IC's. This is because the development time ranges from a month to a year, which makes frequent redesign of a logic expensive and impractical.

Gate array, standard cell, and silicon compilation are methodologies applied to ease this constraint [1]. However, they still require physical and chemical processing time which is too long for system and logic designers to effectively redesign their ideas. Faster turnaround time is still strongly desired. On the contrary, programmable logic array (PLA) type circuits are available with field programming capability [2], [3]. The logic can be created in a relatively short period of time. This style is restrictive, because programming is basically carried out in terms of Boolean algebra, which cannot be applied to sequential logical circuits. Recently, there have been improved PLA versions [3], which have feedback loops, but they are not advanced enough to let designers feel they are friendly, because most of system ideas are not created in the designer's brain in the form of Boolean algebra. As a result, a large number of small volume logics still remain in the form of a printed-circuit board, instead of being implemented in custom IC's.

It is therefore the purpose of this paper to present a VLSI chip that provides system and logic designers with an innovative IC construction method.

II. CONCEPT OF THE NEW DESIGN METHOD

Using the proposed VLSI, a designer can construct an actual IC chip with more than several thousand logic gates, as if they drew logic diagrams to be implemented in the form of a printed-circuit board, which would utilize standard logic IC families. This construction is carried out in even a few seconds, because logic structure can be reconfigured by changing the interconnections electrically. In addition, it offers frequent reconstruction capability.

Fig. 1 shows a conceptual drawing of this VLSI. Fifty to 200 standard logics of SSI/MSI level integration act as functional blocks and are placed in a chip that is ap-

Manuscript received September 4, 1985; revised December 30, 1985. The authors are with Toshiba Research and Development Center, 1

The authors are with Toshiba Research and Development Center, Komukai-Toshiba-Cho, Saiwai-ku, Kawasaki 210, Japan.

IEEE Log Number 8607664.



Fig. 1. Conceptual drawing of the proposed VLSI.

proximately 10×10 mm in size. Inputs and outputs from functional blocks are introduced into the switch matrix area to be connected to any of the desired I/O terminals by selecting the switch that should be turned on. Each switch is realized by E²PROM-type floating gate MOSFET. The ON/OFF state is kept unchanged, once the state is written. ON switch selection might correspond to the interconnection layout in the conventional custom IC design work, or to the wire lapping work in IC board construction. It is therefore very important to make propagation delay times comparable to those in the printed-circuit board, which is in the range of 1 ns to 20–30 ns. To do this, an output buffer circuit is introduced at each output of the functional block.

The designer can easily change the wiring by designating the switches to be turned on and off, which is accomplished in a drastically short period of time (around a second) and at low cost, compared with the conventional circuit board or custom IC fabrication approach. In addition, this new method offers a logic testing aid. By extending one of the matrix lines to outside the chip and designating a specific switch along the line, the designer can monitor the logic state or even the waveform developed at any node inside the circuit. This is very similar to the probing and the checking of the waveform on the oscilloscope, which is usually carried out in the circuit board design. In this sense, the present VLSI chip is completely different from PLA, which basically carries out programming for the logics that can be expressed in terms of Boolean algebra.

III. TEST CHIP

Fig. 2 shows a photomicrograph of the fabricated test chip. It has 14 inverters, eight two-input NAND gates as functional blocks, and a 34-row \times 26-column switch matrix.



Fig. 2. Photomicrograph of the fabricated test chip. The switch matrix has 34-row \times 26-column switches and occupies an 850×520 - μ m area.

It also has four I/O terminals for signals in and out of an IC. Any output can be connected to any desired input through the switch matrix.

An individual switch is realized by dual-control cell-type E^2 PROM floating-gate MOSFET ($W_g/L_g = 5 \,\mu m/1.5 \,\mu m$) [4], and is placed at each crossing point for the output line and the input line. Three types of switch cells are used, as seen in Fig. 3 which summarizes the test chip configuration. Each switch cell has a $25 \times 20 \ \mu m$ size. Individual switch cell types connect or disconnect an output line and an input line that cross each other in the switch cell. Every cell has one input line running horizontally. In the type I switch cell, there is only one output line, which runs vertically. In the type II, horizontally and vertically running output lines form T-shapes to physically connect each other. In the type III, there are two kinds of output lines, one of which runs horizontally, that is, electrically independent from other vertically running output lines. The reason why these three kinds of switch cells are required is implied in Fig. 1. Fig. 4 shows a schematic representation of a switch-cell cross section, designed specially for the new VLSI chip. It has a WRITE/ERASE electrode, which performs ON/OFF writing by using tunnel oxide, causing no interference with a signal that passes through the switch. Plus/minus 20-V voltage was applied to the column and row select stacked gates to write the OFF/ON state for the switch, which was accomplished within 1 ms.

For process simplicity, triple-layer polysilicon lines and single-layer Al lines were used. Decoder circuits for the E^2 PROM switch were intentionally omitted in the first version of the chip, to evaluate the principal operation of the new VLSI.

The on-state switch allowed 1-mA current flow, as shown in Fig. 5. Signal waveform, which was transmitted through an ON switch, was also measured, when 220-pF capacitive IKAWA et al.: INNOVATIVE IC CONSTRUCTION



Fig. 3. Configuration of the test chip. The chip has 14 inverters, eight two-input NAND gates as functional blocks, four I/O terminals, and a 34-row \times 26-column switch matrix. An output interconnection line runs from each functional block into the switch matrix area, forming a *T*-shape to run vertically. An input interconnection line runs horizontally, forming crossing points with output interconnection lines. Also shown are the three types of switch cells. A1, A2: Output interconnection lines. B1, B2, B3: Input interconnection lines.



Fig. 4. Schematic representation of a cross-sectional view of an E^2 PROM-type switch.



Fig. 5. Measured I-V characteristic for the fabricated E²PROM-type MOSFET switch under ON state. $W_g/L_g = 5 \,\mu m/1.5 \,\mu m$.

load existed on the input interconnection line. The result is shown in Fig. 6. The transmission delay is found to be around 2 μ s, which means that the signal delay in the switch matrix is about 10-ns/pF parasitic capacitance along the input interconnection line. Signal rise/fall time on the output interconnection line is determined by the current drivability of the output buffer in the functional block and the parasitic capacitance along the output interconnection line. Therefore it is much quicker than the signal transient developed on the input interconnection line.



Fig. 6. Transmitted signal waveform that appeared on the input interconnection line with 220-pF capacitive load.

IV. FUTURE DESIGN

An advanced version of this VLSI can be fabricated, using triple-layer polysilicon and double-layer Al, with a 2-µm rule CMOS process. It has on-chip decoder circuits with a high-voltage generator from a single 5-V powersupply voltage for WRITE/ERASE operation on E^2 PROM switches. The schematic drawing of the chip design is like the one shown in Fig. 1. It has 60 high-speed CMOS standard logic SSI's/MSI's as functional blocks, which are equivalent to 3K-gate logics, and a 446-row \times 233-column switch matrix to enable any combination of input-to-output connection for functional blocks. This chip also offers a logic testing aid. The waveforms at any 16 nodes inside the circuit can be monitored simultaneously. The user can change the monitoring node by designating the ON/OFF switches which let the desired node voltage go out of the chip. Chip size is approximately 10×10 mm. The switch matrix area is 5×7 mm and the functional blocks occupy a 2×7 mm area.

Circuit simulation was carried out to evaluate the speed performance. Fig. 7 shows the model to simulate the propagation delay of the signal, which transmits from one of the outputs to one of the inputs through the switch matrix area. Here, the following factors were assumed: 1) the output buffer had a gate width of 50 μ m formed by a 2- μ m CMOS standard process; 2) the on-state switch cell enabled around a 1-mA current flow; 3) the junction capacitance of an E^2 PROM source and drain was 5 fF each; and 4) the parasitic capacitance of the output and input interconnection lines was approximately 100 fF/mm, based on the 2-um-wide wiring. Fig. 8 shows the simulated waveforms that appeared at the output and the input node in the switch matrix. The figure shows the signal transmission upgoing at the switch node (node A in Fig. 7). Downgoing signal was also simulated. The average propagation delay in the switch matrix area was found to be 13 ns for the longest transmission path when there were four fan-outs. This speed can be found to be comparable with, or faster than, the rise time or fall time for the CMOS standard logic IC's with the typical 10-100-pF capacitance at an output pin. This means that the users will be able to

225



Fig. 7. Model to simulate propagation delay in the switch matrix.



Fig. 8. Simulated signal waveforms at each node when the signal transmits from output to input through switch matrix area. Nodes are represented as B through F, which are identical to the signs in Fig. 7.

construct a several thousand gate logic system, as if they designed a circuit board using conventional CMOS standard logics.

Further designs of this VLSI include partitioning of the functional block and switch matrix combination to permit more logics available in a chip. With the future $1-\mu m$ CMOS process, more than 200 standard logics (equivalent to 10K gates) as functional blocks could be installed in a chip.

V. CONCLUSION

The proposed new VLSI chip described above provides system and logic designers with a new tool, which makes their system or circuit idea ready to be implemented in the form of an IC and enables prompt debugging and testing of the circuit. The final design is the finishing off for the customized IC fabrication itself, that is, 2- or 3K gate logics (or even more than 10K gates in the future 1-µm design rule era) can be wired in a second to obtain a fully customized IC. The final IC can be completed in less than a day, depending on the ideas involved. An uncustomized "master" IC can be mass-produced and will be reasonably priced. Therefore the personalization can be made, to obtain even a single chip, which means even a single system can be integrated in an IC at reasonable and affordable cost. This innovative VLSI is featured by and can be called "hardware programmable logic IC without process," as opposed to gate arrays, standard cell, and

silicon compilers, which require physical and chemical processing, or microprocessor IC's as "software programmable logics."

ACKNOWLEDGMENT

The authors would like to thank H. Iizuka for his encouragement. They are also grateful to M. Minami and M. Azuma for their contribution in organizing the project for creating the concept of this new VLSI. Thanks also go to S. Inoue and R. Kirisawa for their technical contributions.

REFERENCES

- [1] —, "In pursuit of the one-month chip," *IEEE Spectrum*, p. 28, Sept. 1984.
- W.N. Carr and J.P. Mize, MOS/LSI Design and Application (Texas Instruments Electronics Series). New York: McGraw-Hill, 1972.
 S. Muroga, VLSI System Design. New York: Wiley, 1982.
- K. Hieda, M. Wada, T. Shibata, S. Inoue, M. Momodomi, and H. Iizuka, "Optimum design of dual-control gate cell for high-density EEPROMS," in *Proc. IEEE Int. Electron Devices Meeting*, 1983, p. 593.



Yasuo Ikawa (M'81) was born in Japan on May 16, 1949. He received the B.E. and M.E. degrees in electronics, both from Tokyo Institute of Technology, Tokyo, Japan, in 1973 and 1975, respectively.

In 1975, he joined the Toshiba Research and Development Center, Kawasaki, Japan, where he was doing research on silicon ribbon solar cells and GaAs devices including its digital applications. From October 1980 to April 1982 he was with Prof. R. W. Dutton as a Visiting Research

Associate at the Integrated Circuits Laboratory, Stanford Electronics Laboratories, Stanford University, Stanford, CA, where he worked on the characterization and modeling techniques for high-speed integrated circuits. Since returning to Japan, he has been involved in the development of GaAs digital IC's at the Toshiba Research and Development Center. He is presently a Researcher at the Toshiba VLSI Research Center, in charge of GaAs IC design. His current interests focus on GaAs digital IC design and IC design methodology.

Mr. Ikawa is a member of the Institute of Electronics and Communication Engineers of Japan and the Japan Society of Applied Physics. In 1985, he received the Beatrice Winner Award for Editorial Excellence for his co-authored paper entitled "42 ps 2K-Gate GaAs Gate Array with a WN Gate Self-Alignment FET Process," given at the IEEE 1985 International Solid-State Circuits Conference (ISSCC).



Kiyoshi Urui was born in Okayama, Japan, on August 5, 1947. He received the B.E. degree in electronics engineering from Fukui University, Fukui, Japan, in 1971, and the M.S. degree in electrical engineering from the University of Michigan, Ann Arbor, in 1981.

Since 1971, he has been an employee of Toshiba Corporation, Tokyo, Japan, where he is currently Researcher of Information and Communication Systems Laboratory. He has been engaged in several aspects of communication systems,

IKAWA et al.: INNOVATIVE IC CONSTRUCTION

facsimile network systems, and integrated voice/data terminals, focusing mainly on integrated voice/data digital PBX systems including custom LSI's.

Mr. Urui is a member of Eta Kappa Nu.



Masashi Wada was born in Ehime, Japan, in 1950. He received the B.S. and M.S. degrees in electrical engineering from Osaka University, Osaka, Japan, in 1973 and 1975, respectively.

In 1975, he joined the Toshiba Research and Development Center, Toshiba Corporation, Kawasaki, Japan, where he has been engaged in the development of nonvolatile memories and the research of MOS device physics.

Mr. Wada is a member of the Japan Society of Applied Physics.



Tomoji Takada was born in Ishikawa, Japan, on March 25, 1953. He received the B.S. and M.S. degrees in electronic engineering from Kanazawa University, Kanazawa, Japan, in 1975 and 1977, respectively.

In 1977, he joined the Semiconductor Division of the Toshiba Corporation, Kanagawa, Japan. He is currently working on custom and semicustom CMOS LSI's in the Toshiba VLSI Research Center, Kanagawa, Japan.

Mr. Takada is a member of the Institute of Electronics and Communication Engineers of Japan.



Misao Miyata was born in Nagano, Japan, on September 8, 1948. He received the B.S. and M.S. degrees in aeronautical science from Tokyo University, Tokyo, Japan, in 1972 and 1974, respectively

In 1974, he joined the Toshiba Research and Development Center, Kawasaki, Japan. From 1974 to 1977 he was engaged in the development of a polyprocessor system using microprocessors. Since 1978 he has been working on the architectural design of a 16-bit microcomputer and a

signal processor. His current interests are the automatic synthesis of digital hardware and hardware description languages.

Mr. Miyata is a member of the Institute of Electronics and Communication Engineers of Japan and the Institute of Information Processing of Japan.



Noboru Amano joined the Toshiba Corporation in 1971. Since then he has been engaged in micropackaging technology. He is presently an Assistant Specialist in the Functional Circuit Development Department, Fuchu Works, Toshiba Corporation, Kawasaki, Japan.



Tadashi Shibata (M'79) was born in Hyogo, Japan, in 1948. He received the B.S. degree in electronics and the M.S. degree in material science, both from Osaka University, Osaka, Japan, in 1971 and 1973, respectively. In 1984, he received the Ph.D. degree in electrical engineering from the University of Tokyo, Tokyo, Japan.

In 1974, he joined the Toshiba Research and Development Center, Toshiba Corporation, Kawasaki, Japan, where he first worked on the research of NMOS device and processing tech-

nologies. From 1978 to 1980 he was a Research Associate at Stanford Electronics Laboratories, Stanford University, Stanford, CA, where he was associated with Prof. J. F. Gibbons and studied the CW laser annealing process and its application to silicide formation, polycrystalline silicon, and A15 superconductors. He is currently a Researcher at the VLSI Research Center, Toshiba Corporation, and is working on the research of VLSI device technology and the development of dynamic RAM's and nonvolatile memories.

Dr. Shibata is a member of the Japan Society of Applied Physics and the Electron Devices Society of the IEEE.



Masahiko Kawamura was born in Miyagi, Japan, on August 6, 1952. He received the B.S. and M.S. degrees in electronics and communication engineering from Waseda University, Tokyo, Japan, in 1975 and 1977, respectively.

In 1977, he joined the Toshiba Research and Development Center, Toshiba Corporation, Kanagawa, Japan. Since then he has been engaged in the development of CAD tools for VLSI simulation, testing, and artwork verification.

Mr. Kawamura is a member of the Institute of Electronics and Communication Engineers of Japan.