Title

A Verification Framework for Automotive Embedded Systems

Author(s)

KATO, Norio

Citation

Issue Date

2009-03-12

Type

Presentation

Text version

publisher

URL

http://hdl.handle.net/10119/8282

Rights

Description

6th VERITE: JAIST/TRUST-AIST/CVS joint workshop on VERIfication Technologyでの発表資料・開催: 3月12日〜13日・開催場所: JAIST田町サテライトキャンパス・階多目的室
A Verification Framework for Automotive Embedded Systems

Center for Verification and Semantics, National Institute of Advanced Industrial Science and Technology (AIST/CVS)

Norio KATO
Background

- Automotive embedded systems employ incremental/variant development.
  - Bugs introduced at join time are pervasive.
    - A framework that facilitates to detect such bugs is asked for.
  - Requirements have to be managed consistently.
    - Need to specify them to find out bugs.
    - Requirements may change along development.
      - Both old specs and new specs need to hold.

- We propose a framework of development that facilitates both verification and spec management.
Outline of the Talk

• Background
• Considerations
• Verification Flow
• Example
• Conclusions and Future Directions
Proposed Framework

• We propose a framework of development that facilitates both **verification** and **spec management**.
  ◦ designed for use in incremental/variant development

• Considerations
  1. **Use of Model Checking**
     • suitable for join-time (design) verification
  2. **Local Management of Specs**
     • to make specs explicit
  3. **Handling Model Preciseness**
     • to lower verification costs
1. Use of Model Checking

- Advantages
  - exhaustiveness
    - suitable for verifying concurrency (e.g. deadlock)
    - no test case provision is needed
  - tool-supported model composition by interleaving
- Offers a method of join-time verification.
  - crucial for variant development
  - otherwise difficult to detect and specify bugs
- Also provides a certain amount of guarantee that the specification holds for implementation.
  - provided that the model is correct!
2. Local Management of Specs

- Divide specification $\phi$ of the entire system into several specs $\phi_i$ which are local to components $C_i$ respectively
  - such that $\phi_1 \land \ldots \land \phi_n \rightarrow \phi$ holds

  Effectively manages what must be done in implementing/modify each part.
  - (Maybe also reduces the total amount of verification time.)
3. Handling Model Preciseness

Models should be **small** *(abstract)*
to make model checking terminate.

Models should be **large** *(concrete)*
to reflect programs more precisely.

possible gaps between models and programs!

simulation test

ensures that models and programs have no "gaps"
Proposed Verification Flow (1/3)

1. Determine a global spec to verify, say $\phi$.
2. (In design time) divide the system into concurrent composition of several verification components $C_1$ through $C_n$.
3. Divide the global spec $\phi$ into $\phi_1$ through $\phi_n$ which are local to $C_i$'s.
Proposed Verification Flow (2/3)

4. Describe the design of each component $C_i$ as a model $M_i$.
5. Model check specs $\phi_1$ through $\phi_n$ towards the composed model.
   - Amounts to join-time verification.
   - Inside details can be assumed and explicitly reserved for unit verification.
Proposed Verification Flow (3/3)

6. Verify that the model simulates the program.
   - Redo this step every time after the implementation is changed.
   - Among assumptions, those which are hard to verify (such as realtime constraints) should go to system test.

![Diagram showing the verification flow process with steps for simulation, verification components, verification model, and constraints.](image)
Verification Flow (summary)

• Within a single development scene:
  ▫ verification of design and implementation
    ① Verify that the design enjoys the given spec.
      ▪ by model checking
    ② Verify that the design corresponds to the implementation.
      ▪ by simulation testing
  • These ensure that the implementation enjoys the given spec.

• Within a development cycle:
  ▫ verification of incremental/variant development
    • Detect "gaps" which are common to get introduced between design and implementation.
      ▪ by simulation testing
Example Run of the Verification Flow

- Global spec = "the correct temperature is estimated"
- Objectives: to see whether the following are achieved:
  - clarification of the assumed functionality (or spec) of each part
  - join-time verification by model checking the composed behaviors
Detailed Explanation of the System

- The components of the system:
  - **C1**: O$_2$ sensor and driver circuit (hardware)
    - Updates the sensor values (voltage and current) every 4 ms.
    - Right before the update, applies a pulse voltage if Sweep is set.
      - Temperatures can be estimated from the sensor value changes.
  - **C2**: driver module (software)
    - Sets Sweep to true when Start is turned on.
    - Writes the current sensor values to Buffer.
  - **C3**: temperature estimation (software)
    - Reads from Buffer to compute the temperature.
  - **C4**: the rest
    - Sets Start to true asynchronously.

- Assumption
  - C2 and C3 are sequentially scheduled every 4 ms.
Specification Dividing and its Effects

• Global spec $\phi$: "the correct temperature is estimated"
  - $\phi_1$: "apply a pulse voltage if Sweep is set"
  - $\phi_2$: "transfer to Buffer sensor values before/during a sweep"
  - $\phi_3$: "read the values to compute at appropriate timings"
  - $\phi_4$: no conditions
  - assn. $\psi$: certain time constraints (e.g. Start only if stable)

• Clarification of specs (esp. on variables) is enforced.
  1) Which timing is appropriate?
     - "the point which the sweep timing flag is turned off"
  2) When the estimated temperature is ready to be read?
  3) When and who cancels the Sweep flag?
Model Checking with SPIN

- Aimed at join-time verification
  - Details inside a component are simply assumed.
    - They are to be verified at unit level.
    - e.g. "correct values are propagated and computed"

- The global spec $\phi$
  - $\Box (\text{temperatureDone} \rightarrow \text{temperatureOk})$

- Counterexamples exist if Sweep may cancel too early:
  
  \[
  \begin{array}{cccccc}
  C1 & C2 & C3 & C1 & C1 & C2 & C3 \\
  \text{stable} & \text{sweep} & \text{store} & \text{pulse} & \text{pulse?} & \rightarrow & \text{compute}
  \end{array}
  \]

  - Adding the following assumption makes $\phi$ hold:
    - "C1 and \{C2, C3\} run alternately"
  - Alternatively, the design may be modified to delay cancels.
Some Model Fragments (1/2)

- Some time constraints are described not as logical formulas but as a process.

```c
/* management of time constraints */
active proctype timer() {
    c1Ready = true;
    !c1Ready ->
    do :: true ->
        c1Ready = true;
        if :: true -> skip
        :: true -> c2Ready = true;
        !c2Ready ->
        c3Ready = true;
        !c3Ready ->
    fi;
    !c1Ready ->
    startOk = bufferBef && prevBef;
    od
}
```

```c
#define c2start c2_loop@c2_start
active proctype c2_loop() {
    do :: c2Ready ->
        c2_start:
        ...
        c2Ready = false;
    od
}
active proctype c4_loop() {
    do :: true ->
        if :: !start && startOk ->
            start = true;
            ...
        fi
    od
}
```
Some Model Fragments (2/2)

- Sensor values are abstracted with respect to whether they came to exist before/during a sweep.

```plaintext
active proctype c2_loop() {
    do :: c2Ready ->
    c2_start:
    atomic {
        bufferVTemp = sensorV;
        bufferATemp = sensorA;
        bufferBefTemp = sensorBef;
        bufferDurTemp = sensorDur;
    }
    bufferBef = false;
    bufferDur = false;
    bufferV = bufferVTemp;
    bufferA = bufferATemp;
    bufferBef = bufferBefTemp;
    bufferDur = bufferDurTemp;
    ...
    c2Ready = false;
    od
}

active proctype c1_loop() {
    do :: c1Ready ->
    ...
    atomic {
        sensorV = adconv(analogV);
        sensorA = adconv(analogA);
        sensorBef = !sweep;
        sensorDur = sweep;
    }
    ...
    c1Ready = false;
    od
}
```
Conclusions

- Our framework for development can facilitate both verification and spec management.
  - Amenable to incremental/variant development.
    - because the system is modeled and managed as concurrent composition
  - Enforces clarification of specs.
    - Because specs have been written explicitly, it is clear what to do in implementing/modifying programs.
    - (This comes from the use of formal methods.)
  - Specs hold also for the implementation.
    - once simulation checking tools are available
Future Directions

• Investigate practical issues by experiments.
  ▫ what to do when the checker fails
  ▫ what to do when models/programs have changed
  ▫ offer the verification flow as a guideline

• Develop simulation checking tools.
  ▫ automated tools for a restricted class of programs
  ▫ semi-automated tools for more general programs
    ▪ possibly connected to interactive proof assistants