| Title | Arithretic Extended- Napping for Bl CMID with Repetition Codes |
| :---: | :---: |
| Author(s) | Yano, Takashi ; Mat suntt o, Tad |
| Citation | Proceedi ngs 2009 International I TG Wbr kshop on Smart Ant ennas (USA 2009) : 304-311 |
| Issue Date | 2009-02 |
| Type | Conf er ence Paper |
| Text version | publ i sher |
| URL | ht t p: //hdl . handl e. net /10119/9110 |
| Rights | Copyright (C) 2009 EURASI P. Takashi Yano, Tad Nat sumbto, Proceedi ngs 2009 Inter national ITG Wbrkshop on Smart Ant ennas (USA 2009), 2009, 304 311. |
| Description | Inter national ITG Wbrkshop on Smart Ant ennas USA 2009, February 16-18 2009, Berlin, Germany |

# Arithmetic Extended-Mapping for BICM-ID with Repetition Codes 

Takashi Yano<br>Central Research Laboratory, Hitachi, Ltd.<br>1-280 Higashi-koigakubo, Kokubunji, Tokyo 185-8601, Japan<br>E-mail: takashi.yano.rh@hitachi.com

Tad Matsumoto<br>Information Theory and Signal Processing Laboratory, Japan Advanced Institute of Science and Technology<br>1-1 Asahidai, Nomi, Ishikawa 923-1292, Japan<br>E-mail: matumoto@jaist.ac.jp<br>and<br>Center for Wireless Communications, University of Oulu, Finland<br>E-mail: tadashi.matsumoto@ee.oulu.fi


#### Abstract

A novel arithmetic extended mapping technique is proposed in this paper for bit-interleaved coded modulation with iterative decoding (BICM-ID) with repetition codes as well as for their modifications. With the proposed mapping scheme, the computational complexity of BICM-ID is significantly reduced compared with conventional quadrature amplitude modulation (QAM) mapping schemes Performances of BICM-ID using the proposed extended mapping rules are also verified both by the extrinsic information transfer (EXIT) analysis and bit error rate (BER) simulations. The results show that with the proposed BICM-ID scheme, the code rate, at which, given the channel signal-to-noise power ratio (SNR) bit error rate can made arbitrarily small, is almost $\mathbf{9 0 \%}$ of channel capacity, and such excellent property holds at relatively wide range of SNR values.


Keywords- extended mapping; repetition code; EXIT; BICMID; turbo coding; channel capacity;

## I. INTRODUCTION

It has long been believed that when designing wireless communication system using high order modulation such as 16 quadrature amplitude modulation (QAM), bit-wise separability from a symbol corresponding to the bit patterns allocated to the symbol is most important. Gray mapping is the most widely used modulation rule because of the reason described above.

Recently, a technique called bit interleaved coded modulation with iterative decoding (BICM-ID) [1] has been proposed, of which transmitter is a concatenation of an encoder and bit-to-symbol mapper, separated by an interleaver. In the receiver side, the iterative processing for demapping and decoding technique takes place. This is quite reasonable, because BICM-ID systems can be viewed as a serially concatenated turbo system, where the inner component is mapper and the outer component is the channel code used. Therefore, by iterations, bit separability can be enhanced, and bit error rate performance, as a whole can be significantly improved. In [2], it is shown that a BICM-ID scheme comprised of a combination of a constraint length $2(\mathrm{~K}=2)$ convolutional code and 8 amplitude shift keying (ASK) with (non-Gray) mapping rule, optimized assuming the availability of full a priori information, can achieve near Shannon capacity. Since the $\mathrm{K}=2$ (memory 1) convolutional code is a very "weak" code, it was rarely used in practical communication systems that do not use the iterative detection. In [2], it is shown through extrinsic information transfer (EXIT) analysis [3] that
the reason why such a simple structure can achieve excellent performance is because the EXIT functions of those two components are well-matched while the tunnel still opens until a posteriori mutual information reaches very close to one.

Another simpler BICM-ID scheme has been proposed in [4], where encoder is a concatenation of a single parity check code and a repetition code. The coded sequence is interleaved, and mapped on to a signal point in the utilized modulation format, where so called extended mapping [8] is assumed; with extended mapping more than $M$ bits are allocated to one constellation point, when $2^{M}$-QAM is used. It is shown that the BICM-ID proposed in [4] can also achieve near capacity performance even the structure is extremely simple. However, since determining the optimal bit patterns allocated to the each constellation point for extended mapping that best matches the code structure belongs to the combinatorial problem, it is not practical to directly apply the Ref. [4]'s technique to higher order modulation schemes.

This paper proposes a new BICM-ID scheme, arithmetic mapping BICM-ID, for the systems using higher order modulation. Our proposed technique can also achieve very close-capacity performance. Furthermore, our proposed scheme replace the symbol-level extended mapping by bitreduction encoding, which can be seen as alternative way of mapping multiple patterns to the same constellation point. This technique eliminates the likelihood calculations for more than $2^{M}$ patterns, resulting in significant reduction in computational complexity. This paper also proposes the use of per-dimension non-Gray ASK to eliminate the difficulty in obtaining the optimal allocation pattern, which, as noted above, falls into a combinatory optimization problem.

Results of the EXIT analysis and BER simulation results, conducted to verify the effectiveness of the proposed technique are presented in this paper. It is shown in this paper that the results are exactly consistent with each other. It is noted that this contribution forms a sister paper of another contribution [11] made by one of the authors of this paper.

## II. BICM-ID with Repetition Code

## A. System Model

In this paper, BICM-ID scheme proposed in [4] is assumed. The schematic diagram of Ref [4]'s proposed technique is
shown in Fig. 1, but because of the space limitation, this paper only provide important properties/observations of the Ref. [4]'s technique. For more details, please see [4].


Fig. 1. System Model.

## B. Designing BICM-ID with Repetition Code

As mentioned above, even a "weak" code can be utilized in BICM-ID if the EXIT curves are well matched to that of the demapper. The EXIT function of the repetition code is expressed as

$$
\begin{equation*}
I_{E, V N D}\left(I_{A}\right)=J\left(\sqrt{d_{v}-1} \cdot J^{-1}\left(I_{A}\right)\right) \tag{1}
\end{equation*}
$$

where $d_{v}$ denotes the repetition times, $J(\cdot)$ is the function introduced in [3] that converts the standard deviation of the log likelihood ratio (LLR) to mutual information in AWGN channels, $J^{-1}(\cdot)$ is its inverse function, and $I_{A}$ is a priori mutual information between the coded bit and the decoder input LLR [5], [6]. Fig. 2 shows EXIT curves of repetition codes with, as a parameter, several different repetition times, referred to as variable node degree $d_{v}$. It is found that the EXIT curves exhibit convex shape with values between the mutual information value being 0 and 1 , of which tendency is common to the variable node degree $d_{v}$ larger than 2 , and the higher the repetition time is, the sharper the convexity of the shape.

Optimization of QAM mapping rule for BICM-ID schemes are discussed in [2], [7] and [8]. The modulation schemes used in these references are non-Gray mappings, of which EXIT curves exhibits relatively sharp rising decay so that they are matched to the EXIT curve of short memory code decoders. This paper however, their decay is not sharp enough in convexity to better match the repetition codes.

Fig. 3 shows EXIT curves of an non-Gray mapped 256QAM demepper at $\mathrm{SNR}=0,5,10,15$ and 20 dB . It is found that non-Gray mapping, in general, with per-symbol bits allocation larger than two times the channel capacity has its EXIT curve exhibiting rising convex shape. In the case of Fig. 3, the mapping rule is optimized such that with full a priori information, the extrinsic mutual information has the largest value. Hence, extrinsic mutual information at the EXIT curve's right most point is increased, while that the left most pint is decreased. However, the area below demapper's EXIT curve is equal to averaged constellation constrained capacity (CCC) per bit, according to the area property [9]. Thus the number of bits assigned to one constellation point is larger than two times the channel capacity, EXIT curve becomes convex shape. With

256-QAM, for example, 8 bits are assigned to one modulation symbol while the channel capacities are $1.00,2.06,3.46,5.23$ and $6.66 \mathrm{bits} /$ symbol at $\mathrm{SNR}=0,5,10,15$ and 20 dB , respectively. At $\mathrm{SNR}=0,5$ and 10 dB , number of bits assigned to one modulation symbol is larger than two times the capacity. As a result, the EXIT curves of 256-QAM optimized with $a$ priori information exhibit convex shapes at $\mathrm{SNR}=10,5$ and 0 dB, as shown in Fig. 3.


Fig. 2. EXIT curves of repetition codes


Fig. 3. EXIT curves of a 256 -QAM demepper at $\mathrm{SNR}=0,5,10,15$ and 20 dB .
Ref. [4] introduces two additional techniques to achieve flexibility in changing the shape of the EXIT curve; one is irregular degree allocation to the variable nodes (=repetition times take different values in one frame to be transmitted), and the other serial concatenation of the repetition code (inner code) and single parity check code (outer code).

The EXIT function of variable node with irregular degree allocation is expressed as

$$
\begin{equation*}
I_{E, V N D}\left(I_{A}\right)=\frac{\sum_{i} a_{i} d_{v, i} \cdot J\left(\sqrt{d_{v, i}-1} \cdot J^{-1}\left(I_{A}\right)\right)}{\sum_{i} a_{i} d_{v, i}}, \tag{2}
\end{equation*}
$$

where $a_{i}$ denotes the number of variable node of which degree is $d_{v, i}$.

When the serially concatenating the single parity check code as the outer code, parity bits are appended, according to the information bits. Afterwards, information bits as well as the parity bits are encoded by the repetition code encoder. Fig. 4 shows effect of single parity check codes, where it is found that the right part of the EXIT curve is further shifted to the right. On the contrary, it is found from Eq. (2) that irregular degree allocation affects the whole portion of the curve.


Fig. 4. Effect of single parity check code for repetition code.


Fig. 5. Tanner graph of repetition-based code in [4].
The whole decoder structure presented in [4] is show in Fig. 5. The EXIT function of the decoder is expressed as
$I_{E, D E C}\left(I_{A, D E C}\right)=\frac{\sum_{i} a_{i} \cdot d_{v, i} \cdot J\left(\sqrt{\left(d_{v, i}-1\right) \cdot J^{-1}\left(I_{A, D E C}\right)^{2}+J^{-1}\left(I_{E, C N D, i}\right)^{2}}\right)}{\sum_{i} a_{i} \cdot d_{v, i}}$,
where $I_{E, C N D, i}$ is the extrinsic mutual information output from the check node connected to variable node with degree $d_{v, i}$, and $I_{E, C N D, i}$ is the output of the check node decoder. It is well known that $I_{E, C N D, i}$ can be approximated by

$$
\begin{equation*}
I_{E, C N D, i} \approx 1-J\left(\sqrt{d_{c}-1} \cdot J^{-1}\left(1-I_{A, C N D, i}\right)\right), \tag{4}
\end{equation*}
$$

where $I_{A, C N D, i}$ is a priori information input to the check node and $d_{c}$ is degree of the check node, as described in [5], [6]. If each check node is connected uniformly to variable nodes the mutual information of the variable nodes decoder output can be expressed as

$$
\begin{equation*}
I_{A, C N D, i}=\frac{\sum_{j} a_{j} \cdot J\left(\sqrt{d_{v, j}} \cdot J^{-1}\left(I_{A, D E C}\right)\right)}{\sum_{j} a_{j}} . \tag{5}
\end{equation*}
$$

If each check node is connected to only the variable nodes having the same degree $d_{v, i}, I_{A, C N D, i}$ is expressed as

$$
\begin{equation*}
I_{A, C N D, i}=J\left(\sqrt{d_{v, i}} \cdot J^{-1}\left(I_{A, D E C}\right)\right) \tag{6}
\end{equation*}
$$

As described above, Ref. [4]'s proposed coding scheme enables flexible design of its EXIT curve shape so as to match the decoder EXIT curve shape of demapper. Furthermore, local iteration in the decoder is not required, because each variable node is connected to only one check node. If not, iteration between variable nodes and check nodes is necessary, like in the LDPC codes. This significantly reduces the computational complexity of the decoding process.

## C. Coding rate of the Repetition Code with Single Parity Check Code.

First, one single parity check bit is appended to each set of $d_{c}-1$ information bits, and thus the coding rate of the single parity check code is $\left(d_{c}-1\right) / d_{c}$. Afterwards, $a_{i}$ bits are repeated by repetition encoder with degree $d_{v, i}$, thus the total number of coded bits are $\sum a_{i} d_{v, i}$ while the number of the bits before repetition is $\sum_{i} a_{i}$. Thus the total coding rate of the repetition code with single parity check code, described above, is shown as

$$
\begin{equation*}
\frac{\sum_{i} a_{i}}{\sum_{i} a_{i} d_{v, i}} \cdot \frac{d_{c}-1}{d_{c}} . \tag{7}
\end{equation*}
$$

## III. Extended Mapping Design

Even though the coding scheme proposed in [4] provides us with a lot of flexibility in designing EXIT curve, we need further degrees of freedom in designing the EXIT curve for the QAM mapping rule so that demapper and decoder EXIT curves have exact matching. To achieve this goal, QAM with persymbol bit number larger than twice the channel capacity, optimized with full a priori information, provides us with a good solution. This section proposes a new, but very simple coding scheme that can provides further design flexibility.

## A. Demapping Operations

If an $M$ bit pattern $\left(b_{0}, b_{1}, \ldots, b_{M-1}\right)$ is mapped onto one of the $2^{M}$ constellation points $\left(c_{0}, c_{1}, \ldots, c_{2^{M}-1}\right)$, the extrinsic LLR of the coded bit, output from the demapper, can be calculate as

$$
\begin{equation*}
L_{e}\left(b_{i}\right)=\log \frac{\sum_{c_{k}\left(c_{k}\left(b_{i}\right)=0\right.} p\left(x \mid c_{k}\right) \cdot p\left(c_{k} \mid b_{i}=0\right)}{\sum_{c_{k} k_{k}\left(b_{i}\right)=1} p\left(x \mid c_{k}\right) \cdot p\left(c_{k} \mid b_{i}=1\right)} \tag{8}
\end{equation*}
$$

for the bit $b_{i}$, where $x$ is the received sampled value of the symbol. The probability density function (pdf) of $x$ is given by

$$
\begin{equation*}
p\left(x \mid c_{k}\right)=\frac{1}{\sqrt{2 \pi} \sigma} \exp \left(-\frac{\left|x-c_{k}\right|^{2}}{2 \sigma^{2}}\right) \tag{9}
\end{equation*}
$$

in additive white Gaussian noise (AWGN) channel with a noise variance $\sigma^{2}$ and

$$
\begin{equation*}
p\left(c_{k} \mid b_{i}=b\right)=\prod_{j \neq i} \frac{\exp \left(-c_{k}\left(b_{j}\right) L_{a}\left(b_{j}\right)\right)}{1+\exp \left(-L_{a}\left(b_{j}\right)\right)} \tag{10}
\end{equation*}
$$

where $c_{k}\left(b_{j}\right)$ is the $j$-th bit value ( 0 or 1 ) on the constellation point $c_{k}$ and $L_{a}\left(b_{j}\right)$ is the a priori LLR of the bit $b_{j}$. Eq. (8) can be simplified to

$$
\begin{equation*}
L_{e}\left(b_{i}\right)=\log \frac{\sum_{c_{k} \mid c_{k}\left(b_{b}\right)=0} \exp \left(-\frac{\left|x-c_{k}\right|^{2}}{2 \sigma^{2}}-\sum_{j} c_{k}\left(b_{j}\right) L_{a}\left(b_{j}\right)\right)}{\sum_{c_{k}\left(c_{k}\left(b_{i}\right)=1\right.} \exp \left(-\frac{\left|x-c_{k}\right|^{2}}{2 \sigma^{2}}-\sum_{j} c_{k}\left(b_{j}\right) L_{a}\left(b_{j}\right)\right)}-L_{a}\left(b_{i}\right) . \tag{11}
\end{equation*}
$$

In practice, the demapper has to calculate

$$
\begin{equation*}
\frac{\left|x-c_{k}\right|^{2}}{2 \sigma^{2}}+\sum_{j} c_{k}\left(b_{j}\right) L_{a}\left(b_{j}\right) \tag{12}
\end{equation*}
$$

for every $c_{k}$ first, then $L_{e}\left(b_{i}\right)$ using (11). This means that the complexity of demapper is in exponential order of number of bits assigned to one modulation symbol. Though this is common to any BICM-ID schemes, the BICM-ID with repetition code is even more complex because it requires larger number of bits assigned to modulation symbol. While it does not affect much at low SNR, it is computationally expensive at relatively high SNR. If SNR is 20 dB , for example, $12 \sim 16$ bits have to be allocated to one symbol because the capacity is more than 6 bits/symbol. Thus, demapper have to calculate the values of (12) 4096~65536 ( $\left.2^{12} \sim 2^{16}\right)$ times per each symbol, which may impose unacceptable computational burden for practical applications. The complexity problem due to $\exp ()$ and $\log ()$ in (11) may well be avoided by the Max-Log-Map algorithm, but that for (12) still can not be avoided.

## B. Extended Mapping

In [8], a mapping technique, "Extended Mapping," is introduced, where the number of bits mapped to each constellation point is larger than $M$, withthe modulation having $2^{M}$ signal points. The bit patterns allocated to one symbol is determined such that the demapper EXIT function has a preferable shape. Ref. [4] presents a BICM-ID technique with extended mapping only with 4-QAM modulation. In this paper, it is shown that using extended mapping, BICM-ID can perform well even if the number of constellation size is larger. Fig. 6 compares EXIT curves of 256-QAM with extended 16QAM having 8 bits per one symbol. Both are optimized such that with full a priori information, the extrinsic mutual information takes the largest value. It is found that both curves are almost the same at $\mathrm{SNR}=7 \mathrm{~dB}$. This is because the number of constellation points $16\left(=2^{4}\right)$ is enough to deliver $\sim 2.6$ bits/symbol, which is the channel capacity at $\mathrm{SNR}=7 \mathrm{~dB}$. Therefore, extended mapping is a good choice because with if extended mapping, the total number of the first terms of (12) is reduced. However, the second terms are still unchanged.


Fig. 6. Comparison of EXIT curves of a 256-QAM and of an extended 16QAM $\left(l_{\text {map }}=8\right)$ demapper $(\mathrm{SNR}=7 \mathrm{~dB})$

## C. Arithmetic Extended Mapping

To reduce the complexity due to the second term of (12), we proposed a novel extended mapping technique, named "Arithmetic Extended Mapping." Our proposed scheme further extends the mapping rule according to an "arithmetical" rule. First, the number of bits to be mapped on to a symbol is reduced by a set of check node encoders, referred to as "bitreduction encoder" in this paper. The purpose of the "bitreduction encoding" is to reduce the number of the bits to be mapped onto one symbol to the number which standard (i.e. not extended) mapping rule allocates to each symbol. An example of bit-reduction encoder is shown in Fig. 7, where the symbol boxed-plus denotes check sum (exclusive-OR) operation. Eight bits $\left(b_{0}, b_{1}, \ldots, b_{7}\right)$ are input to the bit-reduction encoder and four bits ( $m_{0}, m_{1}, \ldots, m_{3}$ ) are output. Afterwards, the bits ( $m_{0}, m_{1}, \ldots, m_{3}$ ) are mapped onto one 16-QAM symbol by the normal (non-extended) mapping rule. With this operation, still 8 bits $\left(b_{0}, b_{1}, \ldots, b_{7}\right)$ can be transmitted using only 16 combinations, with help of a priori information at the receiver.


Fig. 7. Exmample of bit-reduction encoder.
In the receiver, first the demapper calculates from the received symbol with no a priori information the extrinsic information for the bits ( $m_{0}, m_{1}, \ldots, m_{3}$ ). The extrinsic information of $\left(b_{0}, b_{1}, \ldots, b_{7}\right)$ is then calculated using extrinsic information for the bits $\left(m_{0}, m_{1}, \ldots, m_{3}\right)$ provided by the bitreduction decoder, as

$$
\begin{equation*}
L\left(u_{1} \oplus u_{2} \oplus \cdots \oplus u_{n}\right)=2 \tanh ^{-1}\left(\prod_{i=1}^{n} \tanh \frac{L\left(u_{i}\right)}{2}\right), \tag{13}
\end{equation*}
$$

which is exactly the same operation as a check node decoder of the LDPC codes. For example, the extrinsic output for $b_{0}$ in Fig.

7 can be calculated by (13), using extrinsic LLR for $m_{0}$ from the demapper and a priori information for $b_{1}$ and $b_{2}$. In decoding, the a priori information from the decoder of the outer code (=Ref. [4]'s proposed structure), which is provided via the interleaver, is used by the check node decoder to update the LLR, according to (13). The output of the check node decoder is input to demapper as a priori information. The demapper calculates the updated extrinsic information using the a priori information from the check node decoders using (11) and (12).

It should be noted here that for any codeword, bit $b_{i}$ should not affect more than one modulation bit $m_{j}$ in the bit-reduction encoder. This is because (13) is correct only if the all inputs to the check node decoder are considered as independent. Because the outputs of the QAM demapper corresponding to the identical received signal are not independent, another interleaver should be placed between QAM demappers and check node decoders, similarly to the MIMO case, as shown in [5]. This requires local iterations to be performed, which increases computational complexity.

In the proposed scheme, the computational complexity of the demapper is reduced significantly because the number of the second term in (12) is not affected by the length extension for mapping. The number of constellation points should be only necessary enough to achieve near Shannon capacity performance. The convexity of the EXIT curve can be realized by bit-reduction encoder, as well as the QAM mapping rule. In other words, the shape of EXIT curve can be designed by both mapping rule of the modulator and check node degree allocations in the bit-reduction encoder.

Though the flexibility of design of the proposed scheme is less than the extended mapping introduced in [8], still it preserves large degrees-of-freedom in flexibly changing the shape of the EXIT curve so that it is better-matched to the EXIT curve of the repetition code, as described later.

The computational complexity of the demapping can further be greatly reduced if the mapping is performed independently in-phase and quadrature dimensions. In Fig. 8, two 8 -bit codewords (each denoted by $b_{0}, b_{1}, \ldots, b_{7}$ and $b_{8}$, $b_{9}, \ldots, b_{15}$ ) are reduce to two 4-bits ( $m_{0}, m_{1}, \ldots, m_{3}$ ) codewords, respectively by the bit-reduction encoder described above. The each 4 -bits codeword is mapped on to a non-Gray 16 -ASK modulation, independently between in-phase and quadrature dimensions (I-ch and Q-ch, respectively), which are then combined into a complex $\mathrm{I}+j \mathrm{Q}$ symbol. This technique is very suitable especially when high order modulation is required at a relatively large SNR range, say, $\mathrm{SNR}=20 \mathrm{~dB}$. This is because the complexity for demaping of 256 -QAM may still be too large for practical use. Therefore, splitting the complex modulation into two one-dimensional modulation is very effective in reducing the complexity. In this case, the calculation of (12) for only 32 points ( 16 points for each 16ASK demapper) is needed, and the processing for check node decoder is easy even if 16 bits are mapped onto one modulation symbol. The complexity is extremely low and it is no longer "exponential order" of the modulation multiplicity.


Fig. 8. Arithmetic extended mapping 256-QAM ( $l=16$ )

## D. Designing Arithmetic Extended Mapping

Even with the simplified scheme shown in Fig. 8, our proposed arithmetic extended mapper still has enough flexibility to the EXIT curve shape so that it is well-matched to the repetition code. We also preserve the flexibility in determining the degree allocation of check nodes in bitreduction encoder as well as mapping rule of ASK (or QAM). The extrinsic information from the decoder for arithmetic extended mapper, without a priori information, is expressed as

$$
\begin{equation*}
I_{E, D E M}(0)=\frac{\sum_{i \mid d_{c, i}=1} I_{E, m_{i}}(0)}{\sum_{i \mid d_{c, i}=1} 1} \tag{14}
\end{equation*}
$$

where $I_{E, m_{i}}(0)$ and $d_{c, i}$ denotes the extrinsic output of the nonGray demapper without a priori information, and the degree of a check node connected to the modulation bit $m_{i}$. The extrinsic information $I_{E, m_{i}}(0)$ of the bit $m_{i}$, to which the degree of the check node connected is more than 1 , does not affect the extrinsic information output from arithmetic extended demapper without a priori information; this is because the check node decoder output is zero if one of its inputs is zero, as shown in (13). This means at least one check node has to have degrees $d_{c}=1$, as shown in Fig. 7. Otherwise, the demapper cannot extract any information from received signal at the first iteration. The less number of check node decoders with $d_{c}=1$, the less extrinsic information at the left most point. Moreover, the smaller the $I_{E, m_{i}}(0)$ values for check node decoders with $d_{c}=1$, the less extrinsic information at the left most point.

However, on the contrary, the extrinsic information with full a priori information from the arithmetic extended demapper is described as

$$
\begin{equation*}
I_{E, D E M}(1)=\frac{\sum_{i} d_{c, i} I_{E, m_{i}}(1)}{\sum_{i} d_{c, i}} \tag{15}
\end{equation*}
$$

where $I_{E, m_{i}}(1)$ is the extrinsic output of the non-Gray demapper with full a priori information. The outputs of non-Gray demapper are weighted by $d_{c, i}$ in (15). This means that the
extrinsic information at the right most point gets larger if the check node decoder having higher degrees, is connected to the modulation bit $m_{i}$ of which extrinsic output $I_{E, m_{i}}(1)$ from nonGray demapper is larger. Thus, to maximize the extrinsic output with full a priori information, maximum allowed number of the check node degree has to be assigned to, at least, one modulation bit, and check node degrees $=1$ is assigned to the others. Then, optimization of mapping rule, which maximizes (15), is completed. Any results of the optimization directly conducted to the extended mapping in [8], are supposed to be equivalent to the result of the optimization above, if the optimization is perfectly performed for maximizing extrinsic output. This optimization can be performed by using binary switching algorithm (BSA) introduced in [10]. BSA often stacks on local maximums especially in the case of the total number of bits assigned is large. However, optimization of mapping rule of non-Gray mapping for arithmetic extended mapping rarely stacks on local maxima because the number of bits of the non-Gray mapping is smaller than that of extended mapping. Moreover, optimization of the arithmetic extended mapping using BSA converges in much less steps than direct optimization for extended mapping.

Fig. 9 shows an example of the result of the optimization. The optimization with weights of $d_{c, i}=\{5,1,1,1\}$ and $d_{c, i}=\{3,2$, $2,1\}$ using BSA result in the same mapping rule shown in Fig. 9. EXIT curves of the arithmetic extended mapping, which is a combination of non-Gray 16-ASK shown in Fig. 9 and the bitreduction encoders with check node degree of $d_{c, i}=\{5,1,1,1\}$ and $d_{c, i}=\{3,2,2,1\}$, are shown in Fig. 10 and Fig. 11, at $\mathrm{SNR}=15 \mathrm{~dB}$ and 5 dB , respectively. It is found that the extrinsic outputs without a priori information (at left most point) are reduced, while they are increased with full a priori information (at right most point), compared with that of the demapper itself for $16-\mathrm{ASK}$ shown in Fig. 9. It is also found that the bitreduction encoder with check node degrees allocation of $\{3,2$, $2,1\}$ is better matched with the EXIT curves of the repetition code at $\mathrm{SNR}=15 \mathrm{~dB}$, while $\{5,1,1,1\}$ is slightly better at $\mathrm{SNR}=5 \mathrm{~dB}$. As mentioned above, the result with $d_{c, i}=\{5,1,1$, $1\}$ is supposed to maximize the extrinsic output with full $a$ priori information. However, it is not always the best solution for the BICM-ID with the repetition code. In the case the output at right most point is high enough, it is better to reduce the left most hand, as shown in Fig. 10. Thus, we choose the degree allocation of $d_{c, i}=\{3,2,2,1\}$ with non-Gray 16-ASK presented in Fig. 9 as an example in evaluations hereafter. The EXIT curves of the demapper for Fig. 8 with non-Gray 16ASK mapping in Fig. 9 at several SNR points are shown in Fig. 12. It is shown that the EXIT curves exhibit rising convex shapes in a wide range of SNR. The demapper EXIT curve can be designed more flexibly using modulation doping technique proposed in our sister paper [11].


Fig. 9. Base Mapping (Optimized non-Gray 16-ASK)


Fig. 10. EXIT curve of arithmetic extended mapping at $\mathrm{SNR}=15 \mathrm{~dB}$


Fig. 11. EXIT curve of arithmetic extended mapping at $\mathrm{SNR}=5 \mathrm{~dB}$


Fig. 12. EXIT curves of a demapper of proposed mapping at $\mathrm{SNR}=0,5,10,15$ and 20 dB .

## E. Design Example of the Repetition Codes for proposed mappings

A block diagram of the whole structure of the proposed BICM-ID scheme is shown in Fig. 13. The multiplexers/ demultiplexers for I-ch and Q-ch in Fig. 8 are not shown explicitly. The code design example for each SNR in Fig. 12 are listed in TABLE I. The EXIT curves of the codes, listed in TABLE I, are calculated using (3). Their shapes are wellmatched to that of the demapper in Fig. 12 at $\mathrm{SNR}=20,15,10$, 5 and 0 dB as shown in Fig. 14~Fig. 18 respectively. The
combination of the arithmetic extended mapping, proposed in this paper, and repetition code with single parity check code, proposed in [4], is expected to perform near Shannon capacity performance, because the gap between EXIT curves of the decoder and demapper, which corresponds to the rate loss, is extremely small, as shown in Fig. 14~Fig. 18. The rate loss can not be reduced anymore, especially at $\mathrm{SNR}=15 \mathrm{~dB}$ and 10 dB . This means the bit rates achieved by the proposed BICM-ID almost reach the CCC of the QAM constellation.


Fig. 13. Proposed BICM-ID scheme using arithmetic extended mapping.

TABLE I. Code Design Examples

| Code Type | Code design |  |  |
| :---: | :---: | :---: | :---: |
|  | Variable node degrees | Check node degree | Coding rate |
| I | $d_{v 1}=11(93 \%), d_{v 2}=100(7 \%)$ | $d_{c}=8$ | 0.0508 |
| II | $d_{v 1}=5(93 \%), d_{v 2}=50(7 \%), d_{v 3}=100(0.1 \%)$ | $d_{c}=32$ | 0.1175 |
| III | $d_{v 1}=3(87 \%), d_{v 2}=15$ (13 \%), $d_{v 3}=80$ ( $0.6 \%$ ) | $d_{c}=512$ | 0.1992 |
| IV | $d_{v 1}=2(44 \%), d_{v 2}=3(35 \%), d_{v 3}=5(14 \%), d_{v 4}=12(7 \%)$ | $d_{c}=512$ | 0.2876 |
| V | $d_{v 1}=2(55 \%), d_{v 2}=3$ (33 \%), $d_{v 3}=5(12 \%)$ | $d_{c}=1024$ | 0.3714 |



Fig. 14. EXIT chart of proposed mapping with the Code V (SNR=20dB)


Fig. 17. EXIT chart of proposed mapping with the Code II $(\mathrm{SNR}=5 \mathrm{~dB})$


Fig. 15. EXIT chart of proposed mapping with the Code IV $(\mathrm{SNR}=15 \mathrm{~dB})$


Fig. 18. EXIT chart of proposed mapping with the Code I $(\mathrm{SNR}=0 \mathrm{~dB})$


Fig. 16. EXIT chart of proposed mapping with the Code III (SNR=10dB)


Fig. 19. Exemplifying trajectory of the proposed BICM-ID

## IV. Chain Simulation Results

A series of chain simulations assuming the conditions summarized in TABLE II were conducted. The block size of
about 5000 information bits is chosen in the simulations for practicality. The codes listed in TABLE I are used, which are designed to match the arithmetic extended mapping shown in Fig. 8 with non-Gray 16-ASK mapping presented in Fig. 9 at
$\mathrm{SNR}=0,5,10,15$ and 20 dB . An example of the snapshot trajectory on EXIT chart is shown in Fig. 19, together with its corresponding EXIT chart. Since the code IV is designed at $\mathrm{SNR}=15 \mathrm{~dB}$, narrow tunnel is constantly open between the mutual information 0 to almost 1 at $\mathrm{SNR}=16 \mathrm{~dB}$. The trajectory shown in Fig. 19 is very well matched with the EXIT curves. Fig. 20 shows the BER simulation results. Sharp turbo cliffs appear at the targeted SNRs. If the code size is larger, the turbo cliffs will be even shaper. It is also shown that BER floor at below $10^{-3}$ appears with code I and II, which are caused only by the intersection points of EXIT curves, because there are no cycles in the decoder. The BER floor can be reduced by redesigning the mapping rule since the mapper used in this simulation is designed to match at relatively high SNRs, thus the gaps between EXIT curves at $\mathrm{SNR}=0 \mathrm{~dB}$ around right most point is lager than with higher SNRs, as shown in Fig. 18. If an arithmetic extended mapper with less number of bits assigned is used, the curves should be better-matched with repetition codes at low SNRs, say, $\mathrm{SNR}=0$ and 5 dB . Although proposed BICM-ID scheme has BER floor more or less due to the intersection point in EXIT chart, it can be designed so as to reduce the floor to a smaller level than the values allowed practically, using both flexibilities of the repetition code and the mapping scheme. This is one of the significant advantageous points of the proposed BICM-ID scheme.

The bit rates achieved by the proposed BICM-ID are shown in Fig. 21, as well as the bit rates achieved by the BICM-IDs presented in [2], [7] and [8] with "plus", "cross" and "triangle" marks, respectively. Fig. 21 shows that our proposed BICM-ID outperforms the other BICM-ID schemes, even with its extremely simple structure.

TABLE II. Simulation Conditions

| Item | Values |
| :---: | :---: |
| Number of <br> Information bits | about 5000 bits <br> (Minimum multiple of $d_{c}-1$, which is <br> greater than or equal to 5000) |
| Modulation | Arithmetic Extended Mapping of Fig. 8 <br> with 16-ASK in Fig. 9. |
| Coding | Code I, II, III, IV and V in TABLE I. |
| Interleaver | Random interleaver |
| Data | Random binaries |
| Channel | AWGN |
| Number of Iterations | 100 |



Fig. 20. Bit error rates simulation resuts of the proposed BICM-ID scheme.


Fig. 21. Bit rates achieved by the proposed BICM-ID

## V. CONCLUSION

A novel mapping technique, named arithmetic extended mapping, has been proposed for BICM-ID with repetition codes and their modifications. The computational complexity in the demapper can be reduced significantly using proposed extended mapper. Performance of proposed BICM-ID scheme has been verified both by EXIT analysis and BER simulations. The results show that the proposed BICM-ID can achieve almost $90 \%$ of channel capacity even at relatively high SNRs.

## References

[1] X. Li and J. A. Ritcey, "Bit-interleaved coded modulation with iterative decoding," IEEE Communications Letters, vol.1, pp. 169-171, 1997.
[2] S. ten Brink, "Designing iterative decoding schemes with the extrinsic infomation transfer chart," AEÜ International Jurnal of Electronics and Communications, vol. 54, no. 6, pp. 389-398, Novenber 2000.
[3] S. ten Brink, "Convergence Behavior of Iteratively Decoded Parallel Concatenated Codes," IEEE Transactions on Communications, Vol. 49, No. 10, pp.1727-1737, October 2001.
[4] D. Zhao, A. Dauch and T. Matsumoto, "BICM-ID Using Extended Mapping and Repetition Code with Irregular Node Degree Allocation," 2009-Spring IEEE Vehicular Technology Conference, April 2009.
[5] S. ten Brink, "Design of Repeat-Accumulate Codes for Iterative Detection and Decoding," IEEE Transactions on Signal Processing, Vol. 51, No. 11, pp.2764-2772, November 2003
[6] S. ten Brink, G. Kramer and A. Ashikhmin, "Design of Low-Density Parity-Check Codes for Modulation and Detection," IEEE Transactions on Communications, Vol. 52, No. 4, pp.670-678, April 2004
[7] F. Schreckenbach, N. Gortz, J. Hagenauer and G. Bauch, "Optimized Symbol Mappings for Bit-Interleaved Coded Modulation with Iterative Decoding," IEEE GLOBECOM 2003, pp.3316-3320, 2003.
[8] P. Henkel, "Extended Mappings for Bit-Interleaved Coded Modulation," IEEE PIMRC 2006.
[9] A. Ashikhmin, G. Kramer and S. ten Brink, "Code Rate and the Area under Extrinsic Information Transfer Curves," IEEE International Symposium on Information Theory, June 2002.
[10] K. Zeger and A. Gersho, "Pseudo-Gray coding," IEEE Transactions on Communications, vol. 38, pp. 2147-2158, December 1990.
[11] D. Zhao, A. Dauch and T. Matsumoto, "Modulation Doping for Repetition Coded BICM-ID with Irregular Degree Allocation," WSA 2009, Febrrary 2009.

