JAIST Repository >
Theses >
Master of Science(Information Science) >
H25) (Jun.2013 - Mar.2014 >

Please use this identifier to cite or link to this item: http://hdl.handle.net/10119/12013

Title: RTLとゲートレベルを混在させた最適な論理回路設計に関する研究
Authors: 張, 之飛
Authors(alternative): ちょう, しひ
Keywords: 論理回路
Logic Circuits
Issue Date: Mar-2014
Description: Supervisor:田中清史
Title(English): A Study on Optimal Logic Circuits Combining RTL and Gate-Level Designs
Authors(English): ZHANG, ZHIFEI
Language: jpn
URI: http://hdl.handle.net/10119/12013
Appears in Collections:M-IS. 2013年度(H25) (Jun.2013 - Mar.2014)

Files in This Item:

File Description SizeFormat
abstract.pdf56KbAdobe PDFView/Open
jabstract.pdf150KbAdobe PDFView/Open
paper.pdf1532KbAdobe PDFView/Open

All items in DSpace are protected by copyright, with all rights reserved.


Contact : Library Information Section, Japan Advanced Institute of Science and Technology