JAIST Repository >
Theses >
Doctor of Philosophy(Information Science) >
H30) (Jun.2018 - Mar.2019 >

Please use this identifier to cite or link to this item: http://hdl.handle.net/10119/15532

Title: マルチプロセッサのためのリラックスメモリモデルに基づいたSMTソルバによるプログラム検証
Authors: Maleehuan, Pattaravut
Authors(alternative): まりーぬあん, ぱったーうっと
Keywords: Concurrent Program Verification
SMT-based Program Verification
Multi- processors
Relaxed Memory Model
and Automated Program Verification
Issue Date: Sep-2018
Description: Supervisor:青木 利晃
Title(English): Program Verification for Multiprocessors with Relaxed Memory Models using an SMT Solver
Authors(English): Maleehuan, Pattaravut
Language: eng
URI: http://hdl.handle.net/10119/15532
Academic Degrees and number: 甲第1094号
Degree-granting date: 2018-09-21
Degree name: 博士(情報科学)
Degree-granting institutions: 北陸先端科学技術大学院大学
Appears in Collections:D-IS. 2018年度(H30) (Jun.2018 - Mar.2019)

Files in This Item:

File Description SizeFormat
abstract.pdf要旨30KbAdobe PDFView/Open
paper.pdf本文1452KbAdobe PDFView/Open
summary.pdf内容の要旨及び論文審査の結果の要旨295KbAdobe PDFView/Open

All items in DSpace are protected by copyright, with all rights reserved.


Contact : Library Information Section, Japan Advanced Institute of Science and Technology