|
JAIST Repository >
JAIST >
Theses >
Master of Science（Information Science） >
R02) (Jun.2020 - Mar.2021 >
Please use this identifier to cite or link to this item:
https://hdl.handle.net/10119/16859
|
| Title: | Accelerating bit-based finite automaton on a GPGPU device |
| Authors: | Vu, Kien Chi |
| Authors(alternative): | ぶ, きえん ち |
| Keywords: | Packet filtering
regular expression
parallel processing
GPGPU |
| Issue Date: | Sep-2020 |
| Description: | Supervisor: 井口 寧
先端科学技術研究科
修士(情報科学) |
| Title(English): | Accelerating bit-based finite automaton on a GPGPU device |
| Authors(English): | Vu, Kien Chi |
| Language: | eng |
| URI: | https://hdl.handle.net/10119/16859 |
| Appears in Collections: | M-IS. 2020年度(R02) (Jun.2020 - Mar.2021)
|
Files in This Item:
| File |
Description |
Size | Format |
|---|
| abstract.pdf | | 34Kb | Adobe PDF | View/Open | | paper.pdf | | 2254Kb | Adobe PDF | View/Open |
|
All items in DSpace are protected by copyright, with all rights reserved.
|
