|
JAIST Repository >
JAIST >
Theses >
Master of Science（Information Science） >
H15) (Jun.2003 - Mar.2004 >
Please use this identifier to cite or link to this item:
https://hdl.handle.net/10119/1853
|
| Title: | 集積回路システムの上流設計における最適化に関する研究 |
| Authors: | 喜安, 祐太 |
| Authors(alternative): | きやす, ゆうた |
| Issue Date: | Mar-2004 |
| Description: |
Supervisor:金子 峰雄
情報科学研究科
修士 |
| Title(English): | Optimaization in Higher Abstraction Level Design for High Performance VLSI systems |
| Authors(English): | Kiyasu, Yuuta |
| URI: | https://hdl.handle.net/10119/1853 |
| Appears in Collections: | M-IS. 2003年度(H15) (Jun.2003 - Mar.2004)
|
Files in This Item:
There are no files associated with this item.
|
All items in DSpace are protected by copyright, with all rights reserved.
|
