|
JAIST Repository >
f. 情報社会基盤研究センター >
f10. 学術雑誌論文等 >
f10-1. 雑誌掲載論文 >
このアイテムの引用には次の識別子を使用してください:
http://hdl.handle.net/10119/7820
|
| タイトル: | Power Estimation of Partitioned Register Files in a Clustered Architecture with Performance Evaluation |
| 著者: | SATO, Yukinori
SUZUKI, Ken-ichi
NAKAMURA, Tadao |
| キーワード: | clustered architecture
partitioned register files
non-consistent register files
instruction level parallelism |
| 発行日: | 2007-03-01 |
| 出版者: | 電子情報通信学会 |
| 誌名: | IEICE TRANSACTIONS on Information and Systems |
| 巻: | E90-D |
| 号: | 3 |
| 開始ページ: | 627 |
| 終了ページ: | 636 |
| DOI: | 10.1093/ietisy/e90-d.3.627 |
| 抄録: | High power consumption and slow access of enlarged and multiported register files make it difficult to design high performance superscalar processors. The clustered architecture, where the conventional monolithic register file is partitioned into several smaller register files, is expect to overcome the register file issues. In the clustered architecture, the more a monolithic register file is partitioned, the lower power and faster access register files can be realized. However, the partitioning causes losses of IPC (instructions per clock cycle) due to communication among register files. Therefore, degree of partitioning has a strong impact on the trade-off between power consumption and performance. In addition, the organization of partitioned register files also affects the trade-off. In this paper, we attempt to investigate appropriate degrees of partitioning and organizations of partitioned register files in a clustered architecture to assess the trade-off. From the results of execute-driven simulation, we find that the organization of register files and the degree of partitioning have a strong impact on the IPC, and the configuration with non-consistent register files can make use of the partitioned resources more effectively. From the results of register file access time and energy modeling, we find that the configurations with the highly partitioned non-consistent register file organization can receive benefit of the partitioning in terms of operating frequency and access energy of register files. Further, we examine relationship between IPS (instructions per second) and the product of IPC and operating frequency of register files. The results suggest that highly partitioned non-consistent configurations tends to gain more advantage in performance and power. |
| Rights: | Copyright (C)2007 IEICE. Yukinori Sato and Kenichi Suzuki and Tadao Nakamura, IEICE TRANSACTIONS on Information and Systems, E90-D(3), 2007, 627-636. http://www.ieice.org/jpn/trans_online/ |
| URI: | http://hdl.handle.net/10119/7820 |
| 資料タイプ: | publisher |
| 出現コレクション: | f10-1. 雑誌掲載論文 (Journal Articles)
|
このアイテムのファイル:
| ファイル |
記述 |
サイズ | 形式 |
|---|
| A9866.pdf | | 576Kb | Adobe PDF | 見る/開く |
|
当システムに保管されているアイテムはすべて著作権により保護されています。
|
