Browse
Sign on to:
My DSpace
authorized users

JAIST Repository >

Items for Author "Jiang, X. H."

Return to Browse by Author
Sort by Title Sorting by Date

Showing 9 items.

Date of IssueTitle Authors
20-Jan-2000 A new delay yield model for digital circuitsJiang, X. H.; Horiguchi, S.
28-Jan-2000 Clock skew yield estimate of well-balanced H-treeJiang, X. H.; Horiguchi, S.
5-Apr-2000 A recursive approach to estimating clock skew yield and clock delay yield for general clock distribution networksJiang, X. H.; Horiguchi, S.
1-May-2000 A new statistical skew model used for clock period optimization of H-freeJiang, X. H.; Horiguchi, S.
1-Jun-2000 Distribution analysis of clock skew and clock delay for general clock disJiang, X. H.; Horiguchi, S.
11-Aug-2000 Clock distribution for TESH connected multi-processor systemJiang, X. H.; Horiguchi, S.
16-Nov-2000 Probabilistic analysis of directional-couple-based photonic switchingJiang, X. H.; Horiguchi, S.
30-Nov-2001 Crosstalk-Free Permutation in Rearrangeable Nonblocking OpticalJiang, X. H.; Khandker, Md. M. R.; Shen, H.; Horiguchi, S
11-Aug-2003 An Efficient Approach to Analyzing the Blocking Behavior of Photonic Switching Network Built on the Vertical Stacking of Banyan Networks under Random RoutingJiang, X. H.; Horiguchi, S.

 
Contact : Scholarly Communication Section, JAIST (ir-sys[at]ml.jaist.ac.jp)