|
|
JAIST Repository >
a. 知識科学研究科・知識科学系 >
a10. 学術雑誌論文等 >
a10-1. 雑誌掲載論文 >
このアイテムの引用には次の識別子を使用してください:
http://hdl.handle.net/10119/5007
|
| タイトル: | A One-Day Chip: An Innovative IC Construction Approach Using Electrically Reconfigurable Logic VLSI with On-Chip Programmable Interconnections |
| 著者: | Ikawa, Yasuo
Urui, Kiyoshi
Wada, Masashi
Takada, Tomoji
Kawamura, Masahiko
Miyata, Misao
Amano, Noboru
Shibata, Tadashi |
| 発行日: | 1986-04 |
| 出版者: | Institute of Electrical and Electronics Engineers (IEEE) |
| 誌名: | IEEE Journal of Solid-State Circuits |
| 巻: | 21 |
| 号: | 2 |
| 開始ページ: | 223 |
| 終了ページ: | 227 |
| 抄録: | A new custom IC design methodology and the associated logic VLSI chip, which offer an ultimately fast turnaround-time logic IC construction method, are proposed. Using the new VLSI chip, digital system and logic designers can construct their own real IC chip with thousands of logic gates, as easily as if they drew logic diagrams to be implemented in the form of a printed-circuit board, which would utilize standard logic IC families. This construction can even be carried out in a second, because logic structures can be reconfigured electrically, due to on-chip programmable interconnection capability. This chip contains various kinds of logic functional blocks, such as inventers, NOR’s, NAND’s, flip-flops, shift registers, counters, adders, multiplexers, ALU’s, and so on. Up to 200 SSI/MSI standard logic blocks can be provided. The E^2 PROM-type MOSFET switch matrix is adjacent to the functional blocks, in order to connect any output to specific inputs of the functional blocks. It also offers a ready-to-test aid, obtained by monitoring the signal waveform developed inside the chip. These features have the advantage over the present custom IC design methods, such as gate array, standard cell, silicon compiler, or programmable logic array (PLA) approaches, in the sense that the designer can easily redesign the logic to obtain a digital system in an IC even within one day. |
| Rights: | Copyright (C)1986 IEEE. Reprinted from IEEE Journal of Solid-State Circuits, 21(2), 1986, 223-227. This material is posted here with permission of the IEEE. Such permission of the IEEE does not in any way imply IEEE endorsement of any of JAIST's products or services. Internal or personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution must be obtained from the IEEE by writing to pubs-permissions@ieee.org. By choosing to view this document, you agree to all provisions of the copyright laws protecting it. |
| URI: | http://hdl.handle.net/10119/5007 |
| 資料タイプ: | publisher |
| 出現コレクション: | a10-1. 雑誌掲載論文 (Journal Articles)
|
このアイテムのファイル:
| ファイル |
記述 |
サイズ | 形式 |
|---|
| B3754.pdf | | 862Kb | Adobe PDF | 見る/開く |
|
当システムに保管されているアイテムはすべて著作権により保護されています。
|
